A New Design of XOR-XNOR gates for low power application

Ahmad, Nabihah@Nornabihah and Hasan, Rezaul (2011) A New Design of XOR-XNOR gates for low power application. In: International Conference on Electronic Devices, Systems & Applications (ICEDSA), 25-27 April 2011, Kuala Lumpur.

[img]
Preview
PDF
856Kb

Abstract

XOR and XNOR gate plays an important role in digital systems including arithmetic and encryption circuits. This paper proposes a combination of XOR-XNOR gate using 6- transistors for low power applications. Comparison between a best existing XOR-XNOR have been done by simulating the proposed and other design using 65nm CMOS technology in Cadence environment. The simulation results demonstrate the delay, power consumption and power-delay product (PDP) at different supply voltages ranging from 0.6V to 1.2V. The results show that the proposed design has lower power dissipation and has a full voltage swing.

Item Type:Conference or Workshop Item (Paper)
Uncontrolled Keywords:XOR-XNOR gate; low power; delay
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK452-454 Electric apparatus and materials. Electric circuits. Electric networks
Divisions:Faculty of Electrical and Electronic Engineering > Department of Robotic and Mechatronic Engineering
ID Code:1716
Deposited By:Nurul Elmy Mohd. Yusof
Deposited On:15 Aug 2011 09:20
Last Modified:15 Aug 2011 09:20

Repository Staff Only: item control page