Simulation, fabrication and characterization of NMOS transistor

Rifai, Damhuji (2006) Simulation, fabrication and characterization of NMOS transistor. Masters thesis, Universiti Tun Hussein Onn Malaysia.

[img] Text (Copyright Declaration)
DAMHUJI B. RIFAI - declaration.pdf
Restricted to Repository staff only

Download (280kB) | Request a copy
[img] Text (24 pages)
DAMHUJI B. RIFAI - 24p.pdf

Download (11MB)
[img] Text (Full Text)
DAMHUJI B. RIFAI - fulltext.pdf
Restricted to Registered users only

Download (49MB) | Request a copy


This thesis explains the recipe module development for the first Long Channel NMOS transistor device fabrication process at cleanroom laboratory of KUiTTHO. A recipe for the NMOS transistor fabrication process has been successfully produced. Threshold Voltage and Leakage Current, with different channel length and oxide gate for the Long Channel NMOS transistor too has been investigated. The data from the experiment conducted have shown that the threshold voltage is more influenced by the thickness of the oxide gate as compared with the channel length. The threshold voltage increased in linear form with the increase of the oxide gate thickness; and there is almost no change for different channel length. Leakage Current reduces exponentially with the increase of the oxide gate thickness and the channel length.

Item Type: Thesis (Masters)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Electrical and Electronic Engineering > Department of Electrical Engineering
Depositing User: Mrs. Nur Nadia Md. Jurimi
Date Deposited: 31 Oct 2021 04:35
Last Modified: 31 Oct 2021 04:35

Actions (login required)

View Item View Item