

A NEW D-PISO ARCHITECTURE FOR DYNAMIC SYMBOL SIZE DIGITAL
BASEBAND MODULATION IMPLEMENTATION IN FPGA

MOHAMMAD ARIF BIN ILYAS

A thesis submitted in
fulfillment of the requirement for the award of the
Doctor of Philosophy in Electrical Engineering

Faculty of Electrical and Electronic Engineering
Universiti Tun Hussein Onn Malaysia

FEBRUARY 2020



PTT ALGORITHM
PERPUSTAKAAN TUN AMINAH

To everyone who supports me, it just begins...



ACKNOWLEDGEMENT

I gratefully acknowledge who has supported me throughout my PhD work and finally the preparation of this thesis. In particular, I would like to thank my supervisor, Assoc. Prof. Dr. Maisara Binti Othman, for accepting me as a student. Many thanks for your relentless commitment you have shown along this journey. You could have taken the short cut, but you stood by me. I will always remember and look to you as an example of how to work hard!

I would like to thank all the great friends I have had at Universiti Tun Hussein Onn Malaysia over the years: Farhana Natasha, Izzat, Afiq, Afif, Zulhairi, and Alif. Thank you all for providing many happy memories and truly friendship colours. I wish to thank my sponsors, Ministry of Higher Education Malaysia (MOHE) MY Brain15, Fundamental Research Grant (Vot K110), and Universiti Tun Hussein Onn Malaysia (UTHM). I must also thank to Faculty of Electrical and Electronic Engineering for their support.

I would achieve nothing without the encouragement and compassion I received from my parents and all of my families. This thesis is dedicated to them. Their love and support kept me going.



ABSTRACT

Dynamic symbol size modulation is a type modulation which could provide a fast transmission speed by removing the redundant symbol as compare to fixed symbol size modulation. The dynamic nature of the symbol created an additional problem in hardware design as the size of symbol needed to be defined clearly and it cannot be change and altered once the design has been generated. Thus, to address the issue, this research investigated the best implementation method and performance study of fixed and dynamic symbol size digital baseband modulation for optical communication system in FPGA hardware design. KCU105 FPGA development board and Vivado software were chosen as the main platform to implement the design. A new architecture to implement dynamic symbol size baseband modulation in FPGA is presented in this thesis. Clock control (CC) is used as the research's based design to create two new architectures which use multiple parallel in serial out (M-PISO) and dynamic parallel in serial out (D-PISO). Next, by using D-PISO architecture, dynamic symbol size modulation namely 8-reverse dual header pulse interval modulation (8-RDHPIM), 8-digital pulse interval modulation (8-DPIM) and fixed symbol size modulation 8-pulse position modulation (8-PPM) were fully implemented in the FPGA which has a transmitter and receiver module. An experimental comparative study was then carried out for each modulation technique. The main parameters investigated were data timing analysis, hardware utilization, power utilization as well as bit error rate performance. From the results, it can be concluded that for power limited system, 8-PPM could be selected as it can maintain a small number of symbol error rate (SER) even during low power transmission which is around -6 dBm. On the other hand, the 8-DPIM and 8-RDHPIM that achieved the transmission speed of 33.3 Mbps and 27.27 Mbps are suitable for systems that require high data speed and minimal clock synchronization.

ABSTRAK

Modulasi simbol saiz dinamik adalah modulasi yang berkebolehan untuk menghasikan transmisi data yang pantas iaitu dengan mengurangkan simbol berlebihan seperti yang ada pada modulasi simbol size tetap. Namun begitu, simbol saiz dinamik sukar dilaksanakan dalam rekabentuk fizikal kerana saiz simbol harus dinyatakan dengan jelas dan tidak boleh diubah selepas dihasilkan. Oleh itu, penyelidikan ini mengkaji berkenaan pelaksanaan dan prestasi modulasi digital jalur asal yang mempunyai saiz simbol yang tetap dan dinamik bagi sistem komunikasi optik. *FPGA KCUI05* dan perisian Vivado dipilih sebagai platform utama dalam kajian ini. Reka bentuk baru untuk melaksanakan modulasi dinamik saiz simbol jalur asal ke dalam FPGA telah dibentangkan dalam tesis ini. Dengan menggunakan kawalan jam (*CC*) sebagai reka bentuk asas, dua bentuk rekaan menggunakan pelbagai masukan selarian - keluaran siri (*M-PISO*) dan dinamik masukan selarian - keluaran siri (*D-PISO*) telah dikaji. Seterusnya, menggunakan reka bentuk *D-PISO*, modulasi dinamik saiz simbol seperti modulasi 8-tajuk dwi terbalik selang denyut digital (*8-RDHPIM*), modulasi 8-selang denyut digital (*8-DPIM*) dan modulasi 8-kedudukan denyut (*8-PPM*) dilaksanakan sepenuhnya pada FPGA tersebut dimana terdiri dari modul pemancar dan penerima. Kajian perbandingan eksperimen kemudian dijalankan bagi setiap teknik modulasi. Parameter utama kajian adalah analisis data masa, penggunaan perkakasan, penggunaan kuasa serta prestasi kadar ralat. Daripada hasil dapatan kajian, kami dapat menyimpulkan bahawa untuk sistem kuasa terhad, *8-PPM* boleh digunakan kerana ia dapat mengekalkan jumlah kadar ralat yang kecil walaupun pada pancaran kuasa rendah iaitu dalam lingkungan -6 dBm . Dalam pada itu, *8-DPIM* dan *8-RDHPIM* pula mencatat kelajuan transmisi sebanyak 33.3 Mbps and 27.27 Mbps yang mana sesuai digunakan untuk sistem yang memerlukan kelajuan data lebih tinggi dan penyeragaman jam yang minima.

CONTENTS

	TITLE	i
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xiii
	LIST OF SYMBOLS AND ABBREVIATIONS	xvii
	LIST OF APPENDICES	xviii
CHAPTER 1	INTRODUCTION	1
	1.1 Problem Statement	3
	1.2 Research Objectives	4
	1.3 Research Scopes	4
	1.4 Limitation of Existing Work and Research Opportunity	5
	1.5 Research Contributions	7
	1.6 Thesis Organisation	7
CHAPTER 2	LITERATURE REVIEW	9
	2.1 Introduction	9
	2.2 Fixed and Dynamic Digital Baseband Modulation	10
	2.3 FPGA structure and design methodology	19
	2.4 Fixed and dynamic modulation implementation in FPGA	33
	2.5 Chapter 2 Summary	39

CHAPTER 3	METHODOLOGY	40
3.1	Introduction	40
3.2	New M-PISO and D-PISO Architectures to Implement Dynamic Symbol Size Modulation in FPGA using Verilog.	41
3.2.1	Multi-PISO (M-PISO)	42
3.2.2	Dynamic-PISO (D-PISO)	53
3.3	Fixed and Dynamic Symbol Size Modulations Algorithms Implementation in FPGA	60
3.3.1	8-Reverse Dual Header Digital Pulse Interval Modulation (8-RDHPIM)	60
3.3.2	8-Digital Pulse Interval Modulation (8-DPIM)	75
3.3.3	8-Pulse Position Modulation Design (8-PPM)	92
3.4	Performance study of three (3) digital modulations using D- PISO Architecture	103
3.4.1	SERT implementation	103
3.4.2	Experimental: Free space optical channel implementation	107
3.4.3	Modulations performances study	113
3.5	Chapter 3 Summary	117
CHAPTER 4	RESULTS AND DISCUSSION	118
4.1	Results and Analysis of New M-PISO and D-PISO Architectures to Implement Dynamic Symbol Size Modulation in FPGA.	118
4.1.1	Timing Diagram	118
4.1.2	Power and Hardware Utilisation	120
4.1.3	Timing Summary	120
4.2	Result and analysis of Fixed and Dynamic Symbol Size Modulations Algorithms Implementation in FPGA	122
4.2.1	Modulator	122
4.2.2	Demodulator	127
4.3	Experimental Result and Analysis of performance study of three (3) modulations using D-PISO Architecture	132
4.3.1	Free space optical channel	132
4.3.2	Fixed and dynamic modulation performance	135

4.4	Chapter 4 Summary	141
CHAPTER 5	CONCLUSION	142
5.1	Research Achievement	142
5.2	Recommendation	145
	REFERENCES	147
	APPENDIX A	158
	APPENDIX B	174
	APPENDIX C	178
	APPENDIX D	179



LIST OF TABLES

1.1	Baseband modulation data symbol [3], [5], [7]	1
2.1	Classification of modulation scheme	10
2.2	Characteristics of Analog and Digital Networks	13
2.3	Bit sequence comparison [36]	17
2.4	Comparative study on modulation types with research works	18
2.5	Comparison study on hardware design language	33
2.6	Comparison of modulation implementation in FPGA	38
3.1	Source data truth table	44
3.2	Conversion of Input Bit into Encoder Code and Respective Pin	46
3.3	M-PISO encoded data truth table	47
3.4	M-PISO Encoder Control wire	48
3.5	PISO3 Shift Register Concept	49
3.6	M-PISO Counter/Enabler Module	52
3.7	D-PISO Encoder Data Conversion	54
3.8	D-PISO encoder truth table	54
3.9	8-RDHPIM D-PISO bit sequences	58
3.10	8-RDHPIM D-PISO D_n truth table	59
3.11	D_n Karnaugh map	59
3.12	8-RDHPIM data sequence	61
3.13	Negative edge truth table	63
3.14	list of PRBS standard equations	64
3.15	8-RDHPIM sampling truth table	66
3.16	8-RDHPIM negative edge truth table	67
3.17	8-RDHPIM negative edge Karnaugh maps	67
3.18	8-RDHPIM counter ZEROS truth table	68
3.19	8-RDHPIM decision truth table	72
3.20	8-RDHPIM comparator truth table	72
3.21	Y_3 k-map	72

3.22	Y_2 k-map	73
3.23	Y_1 k-map	73
3.24	Y_0 k-map	74
3.25	8-DPIM data sequence	76
3.26	8-DPIM encoder data sequence	77
3.27	8-PIM ED truth table	78
3.28	8-DPIMCC truth table	79
3.29	8-DPIM D-PISO data sequences	81
3.30	8-DPIM D-PISO truth table	82
3.31	8-DPIM D-PISO K-map	82
3.32	8-DPIM sampling truth table	85
3.33	8-DPIM positive edge detection truth table	86
3.34	8-DPIM positive edge detection K-map	86
3.35	8-DPIM Counter ONES truth table	88
3.36	8-DPIM decision module data sequence	89
3.37	8-DPIM comparator truth table	90
3.38	8-DPIM Comparator Y_3 K-map	90
3.39	8-DPIM Comparator Y_2 K-map	90
3.40	8-DPIM Comparator Y_1 K-map	91
3.41	8-DPIM Comparator Y_0 K-map	91
3.42	8-PPM Data sequence	93
3.43	8-PPM ED bit sequence	94
3.44	8-PPM Sampling truth table	97
3.45	Counter ONES data sequence	100
3.46	8-PPM decision data sequence	101
3.47	8-PPM Comparator truth table	102
3.48	SER Comparator truth table	104
3.49	SER Counter data sequence	106
4.1	On-Chip power	120
4.2	Hardware Utilisation	120
4.3	Timing Summary	121
4.4	Modulator timing summary	125
4.5	Modulator power analysis	126
4.6	Modulator hardware utilisation	126

4.7	Demodulator timing summary	130
4.8	Demodulator power analysis	131
4.9	Demodulator hardware utilization	131
4.10	Laser circuit configuration	133
4.11	PD circuit configuration	133
5.1	Architectures comparison	143
5.2	Implementation summary	144
5.3	Experimental result summary	145



LIST OF FIGURES

1.1	Basic transmission structure [11-12]	2
1.2	Timeline summary for dynamic symbol size modulation previous research [134-137]	6
1.3	Research Contribution	8
2.1	Analog transmission [32]	11
2.2	Digital transmission[34]	12
2.3	Bit sequence modulation [39]	16
2.4	Modulation comparison [17]	17
2.5	Timing comparison [37]	18
2.6	FPGA architecture [15]	21
2.7	FPGA design flow [15]	23
2.8	Level of abstraction	26
2.9	High level design flow	28
2.10	Fixed symbol size modulator design [134-136]	35
2.11	16-PPM modulator design [134]	35
2.12	DPPM modulation design [135]	36
2.13	PPM modulator design [136]	37
2.14	DPIM implementation modulator module [137]	38
3.1	Modulation system basic architecture	41
3.2	Flowchart of RDH-PIM modulator algorithm	42
3.3	M-PISO Architecture	43
3.4	Source data block diagram	44
3.5	Source data graphical representation	45
3.6	M-PISO Encoder block diagram	46
3.7	M-PISO Encoder graphical representation	48
3.8	M-PISO PISO3	49
3.9	PISO3 graphical representation	50

3.10	M-PISO Counter/Enabler module	51
3.11	M-PISO Counter/Enabler graphical representation	51
3.13	D-PISO based design	53
3.14	D-PISO Encoder	54
3.15	8-RDHPIM encoded data K-map	55
3.16	8-RDHPIM CC K-map	55
3.17	D-PISO 8-RDHPIM Encoder graphical representation	57
3.18	D-PISO module	57
3.19	8-RDHPIM D-PISO ED graphical representation	59
3.20	8-RDHPIM D-PISO CC graphical representation	60
3.21	PRBS module	62
3.22	Delay module	62
3.23	Negative edge module graphical representation	63
3.24	PRBS7 Schematic	65
3.25	8-RDHPIM demodulator module	65
3.26	Flowchart of 8-RDHPIM demodulator design	66
3.27	8-RDHPIM delay graphical representation	67
3.28	8-RDHPIM negative edge graphical representation	67
3.29	8-RDHPIM counter ZEROS K-maps	69
3.30	8-RDHPIM counter ZEROS graphical representation	69
3.31	8-RDHPIM counter ONES K-maps	70
3.32	8-RDHPIM counter ONES graphical representation	71
3.33	Decision module graphical representation	75
3.34	8-DPIM modulator module	77
3.35	8-DPIM ED K-map	78
3.36	8-DPIMCC Karnaugh map	80
3.37	8-DPIM encoder graphical representation	81
3.38	D-PISO 8-DPIM ED graphical representation	83
3.39	D-PISO 8-DPIM CC graphical representation	83
3.40	8-DPIM demodulator module	84
3.41	8-DPIM demodulator design flowchart	85
3.42	8-DPIM delay module	85
3.43	8-DPIM positive edge detection graphical representation	86
3.44	8-DPIM counter ZEROS graphical representation	87

3.45	8-DPIM Counter ONES K-map	88
3.46	8-DPIM counter ONES graphical representation	89
3.47	8-PIM comparator graphical representation	92
3.48	8-PPM <i>ED</i> K-map	94
3.49	8-PPM <i>ED</i> graphical representation	96
3.50	Flowchart of 8-PPM design	97
3.51	8-PPM counter ZEROS K-map	98
3.52	8-PPM Counter ZEROS graphical representation	99
3.53	Counter ONES 8-PPM k-map	100
3.54	8-PPM counter ONES graphical representation	101
3.55	8-PPM Comparator K-maps	102
3.56	8-PPM Comparator graphical representation	103
3.57	SERT module	104
3.58	SER comparator K-map	104
3.59	SER comparator graphical representation	105
3.60	SER counter Karnaugh map	106
3.61	SER counter graphical representation	107
3.62	Experimental setup	107
3.63	Pin I/O standard [15]	108
3.64	Laser circuit	110
3.65	PD circuit	111
3.66	Laser bandwidth experiment circuit	112
3.67	PD experiment circuit	113
3.68	SER experimental setup flows	113
3.69	SER vs transmit power experiment configuration	114
3.70	SER vs clock synchronisation experiment configuration	115
4.1	M-PISO Timing Diagram	119
4.2	D-PISO Timing Diagram	119
4.3	Previous Research Timing Diagram [137]	119
4.4	8-RDHPIM modulator schematic	123
4.5	8-DPIM modulator schematic	123
4.6	8-PPM modulator schematic	123
4.7	8-RDHPIM modulator timing diagram	124
4.8	8-DPIM modulator timing diagram	125

4.9	8-PPM modulator timing diagram	125
4.10	8-RDHPIM demodulator schematic	127
4.11	8-DPIM demodulator schematic	128
4.12	8-PPM demodulator schematic	128
4.13	8-RDHPIM Demodulator time diagram	129
4.14	8-DPIM demodulator time diagram	129
4.15	8-PPM demodulator time diagram	130
4.16	Laser hardware	132
4.17	PD hardware	133
4.18	Rise time	134
4.19	Laser power versus laser supported frequency	134
4.20	Received power versus the PD supported frequency	135
4.21	SER vs Transmit power graph	137
4.22	SER vs Clock delay graph	138
4.23	Transmission speed vs modulation types bar chart	139
4.24	Average transmission power vs modulation types bar chart	140
4.25	FPGA total hardware unit vs modulation types bar chart	140



LIST OF SYMBOLS AND ABBREVIATIONS

<i>CC</i>	- Clock Control
<i>DPIM</i>	- Digital Pulse Interval Modulation
<i>D-PISO</i>	- Dynamic Parallel In Serial Out
<i>FPGA</i>	- Field Programmable Gates Array
<i>Laser</i>	- Light Amplification by Stimulated Emission of Radiation
<i>LED</i>	- Light Emitting Diode
<i>M-PISO</i>	- Multiple Parallel In Serial Out
<i>PD</i>	- Photodiode
<i>PER</i>	- Packet Error Rate
<i>PPM</i>	- Pulse Position Modulation
<i>RDHPIM</i>	- Reverse Dual Header Pulse Interval Modulation
<i>SSL</i>	- Solid State Lighting



PT TAAUTHM
PERPUSTAKAAN TUNKU TUN AMINAH

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A.1	8-RDHPIM Counter ONES truth table	158
A.2	8-DPIM counter ZEROS truth table	160
A.3	8-PPM counter ZEROS truth table	163
A.4	8-PPM comparator truth table	166
A.5	PER comparator truth table	168
A.6	8-RDHPIM Boolean Expression Summary	171
A.7	8-DPIM Boolean Expression Summary	172
A.8	8-PPM Boolean Expression Summary	173
B.1	M-PISO architecture	174
B.2	D-PISO architecture	175
B.3	Modulator Design	176
B.4	Demodulator Design	177
C	List of Publication	178
D	Vita	179

CHAPTER 1

INTRODUCTION

In recent years, digital modulation with dynamic symbol size has been investigated especially regarding pulse time modulation [1]–[3]. Dynamic symbol size is the term used to define modulated signal symbol that changes depending on the input data which are usually found in pulse time modulation technique [4],[5]. Table 1.1 shows the comparison of symbol size for 8-pulse position modulation (PPM), 8-digital pulse interval modulation (DPIM) and 8-reverse dual header- pulse interval modulation (RDHPIM) with respect to 3 bit on-off keying (OOK) input.

Table 1.1: Baseband modulation data symbol [3], [5], [7]

OOK	8-PPM	8-DPIM	8-RDHPIM
000	10000000	10	011
001	01000000	100	0111
010	00100000	1000	01111
011	00010000	10000	011111
100	00001000	100000	001111
101	00000100	1000000	00111
110	00000010	10000000	0011
111	00000001	100000000	001

PPM is the modulation that changes transmitted data by changing a single bit 1 (pulse) position within transmission period (T). A fixed 2^n time slots is created during the transmission period which directly depends on the number of input bit size (n). This is repeated every T seconds and as such that the transmitted bit rate is calculated in M/T bits per second. The 8-PPM requires a fixed eight (8) bit symbol size to represent the three (3) input bit [6]. On the other hand, PIM is the modulation that changes the interval and symbol size according to the input data. The 8-DPIM for

instance, increases the symbol size by adding bit 0 as the input sequence increases [2]. In this particular example, a symbol size between 2-9 bit is required to represent the input data. The 8-RDHPIM further reduces the symbol size to 3-6 bits by introducing a two (2) bit header to the initial symbol structure. The header is used as a starting bit as well as a symbol indicator for each symbol. It helps to remove the dependency for a synchronous clock between a transmitter and receiver system which eases the implementation of a design especially for independent system [4]. With these modulation refinements, higher data rates and bandwidth efficiency could be achieved. Theoretically, any modulation with dynamic symbol size such as PIM could provide a major improvement to the PPM system. However, it is difficult for the system to be implemented in a hardware design as the platform does not support a dynamic array register unlike if it is done in a software design.

An optical transmission system usually contains the hardware components as shown in Figure 1.1. The components are pseudorandom binary sequence (PRBS), modulator, laser, medium channel, demodulator, and symbol error rate (SER). PRBS is used to generate input bit to be transmitted [8]–[10]. A modulator is used to modulate the raw data into modulated signal. Laser then converts the modulated signal into optical signal. A medium is the channel used to transmit the optical signal. A photo-detector is used to revert the optical signal into electrical signal. Sampling is used to sample the electrical signal into raw data. A demodulator is used to interpret the sample data to actual data. SER is then used to compare the transmitted data with received data to determine the error rate. In an actual experiment, each component has to be set up using a particular hardware. PRBS is created using PRBS generator module. Modulator, sampling, demodulator and SER are created using a modular circuit. laser module as light source and light sensor as photo detector is used to support transmission channel using fibre or free space. This set up requires a lengthy step and some spaces to keep the hardware. This method is also inflexible especially for electrical components that are used for a pre made circuit.




Figure 1.1: Basic transmission structure [11-12]

The developments in semiconductor and computing field have made it possible to simplify the optical communication system by transforming all the electrical components in a single chip implementation [11]–[13]. Contemporary field-programmable gate arrays (FPGAs) have large resources of logic gates and RAM blocks to implement complex digital computations [11]. As FPGA designs employ very fast I/O rates and bidirectional data buses, it becomes a challenge to verify a correct timing of valid data within setup time and hold time [14]. Floor planning enables resource allocation within FPGAs to meet these time constraints. FPGAs can be used to implement any logical function that an ASIC could perform [15]. The ability to update the functionality after shipping, partial re-configuration of a portion of the design and the low non-recurring engineering costs relative to an ASIC design offer advantages for many applications [16].

1.1 Problem Statement

The dynamic symbol size modulation is a relatively old concept. However, dynamic symbol size modulation digital baseband transmission such as PIM has not been extensively addressed in hardware design and experimental works. Most of the research found are in mathematical and simulation stages. A key challenge for this type of modulation is to implement the dynamic symbol size into the system efficiently. Time is a major concern in creating a robust communication system [7]. All modulations need some sorts of synchronisation to achieve successful transmissions [17]. Although software-based implementation is promising, it is not a feasible platform for a physical layer such as optical transmission system [11]. The problem originates from the architecture of the processor itself that is totally dependent on coding/instruction-driven implementation which supports only one instruction that can be executed in a single clock cycle [18]. Depending on the instruction style and size, an unwanted delay within the system emerges during the implementation. The delay causes the transmission system in experiencing instability during data flow and this could potentially create massive data loss during transmission [12]. A hardware based implementation using FPGA is chosen to implement the design since the timing and synchronization issues can be solved using this platform. The FPGA however, creates another challenge as it does not directly support dynamic array unlike during

software-based implementation [15]-[19]. In this research, a new architecture is created to implement the dynamic modulation efficiently in the FPGA hardware design. Based on the new architecture, an experimental study is then carried out as a proof of concept to compare between the fixed and dynamic modulations. The finding of this research would permit further implementations of dynamic modulation in future applications.

1.2 Research Objectives

In order to achieve the purpose of this study, which is to investigate the performance of digital implementation in FPGA, the researcher embarks on the following objectives:

- i) To design a new multiple-parallel input serial output (M-PISO) and dynamic-parallel input serial output (D-PISO) architecture that could support a dynamic array which in turn can support a dynamic symbol size digital baseband modulations for FPGA hardware design using Vivado software in Verilog language.
- ii) To implement the fixed and dynamic symbol size modulation hardware architecture which includes the transmitter and receiver modules into the FPGA platform.
- iii) To analyse the performance of the implemented modulations on a FPGA board in terms of data rates, hardware utilisation, power analysis, timing summary, and symbol error rate.

1.3 Research Scopes

The research scopes are presented as follow:

- i) The maximum M-level of modulation is limited only to 8. As the research work only focuses to verify the new architecture, 8 level modulation is sufficient for the task.
- ii) Real hardware implementation of the proposed architectures are deployed on the Xilinx KCU105 FPGA. It is notable that the proposed designs and

implementations are platform independent, and can be implemented easily on the most recent FPGAs. Moreover, by using the resources available on the recent platforms, a better performance can be achieved. However, due to time and funding limitations, real implementations on these platforms are unable to be carried out.

1.4 Limitation of Existing Work and Research Opportunity

There are still remains a huge gap for further research in exploiting the dynamic symbol size implementation.

Three major limitation of the existing work can be identified as follows:

- i) Dynamic symbol size modulation digital baseband transmission such as PIM has not been extensively addressed in experimental work as shown in timeline in Figure 1.2. For the past years, most of the studies have focused on different variants of dynamic symbol size modulation technique equation and software simulation which aim for higher speed and lower power consumption.
- ii) Dynamic symbol size modulation technique is still cannot be implemented efficiently especially in FPGA hardware design. Although there are DPIM designs that have been successfully implemented in FPGA, they are not suitable to be used for other variants of application. From the review, a very limited FPGA-based implementation has been found that is related to dynamic modulation, and interestingly there has been only 1 discussion reported for the implementation using dynamic symbol size modulation. Therefore, the design and implementation of dynamic modulation algorithm and architecture create a strategic and very promising opportunity.
- iii) New architecture for implementing Dynamic symbol size modulation in FPGA is required to be created. As HDL such as VHDL and Verilog do not support any dynamic array declaration during run time, a different method is needed to implement the modulation that uses single clock based architecture to synchronise all data flow within the design.




Figure 1.2: Timeline summary for dynamic symbol size modulation previous research [134-137]

Based on the existing work limitations, the objectives of the research works presented in this thesis can be summarized as follows:

- i) Design and implement a new architecture for dynamic symbol size baseband modulator using a series of algorithms that are implemented in Verilog;
 1. Create the appropriate formulation for M-PISO and D-PISO to be used in Verilog HDL.
 2. Evaluate both architectures and select the best method for further development.
- ii) Design and implement the fixed and dynamic modulation hardware architecture which includes the transmitter and receiver module into the FPGA platform.
 1. Create the appropriate formulation for fixed modulation (PPM) based current architecture and dynamic modulation (DPIM and RDHPIM) based on the selected architecture which consists of transmitter and receiver modules to be used in Verilog HDL.
 2. Evaluate and compare the architectures implemented in FPGA in terms of timing and power consumption.
- iii) Experimental works of the implemented architectures with free space optical communication using laser and photo detector as the transmission medium.
 1. Create a formulation for Verilog testbed for performance analysis that consists of comparator and symbol error rate (SER) module.
 2. Design the free space optical system medium using laser and photo detector

3. Evaluate the performance of symbol error rate (SER) for all modulations in terms of power transmission and data speed.

1.5 Research Contributions

Figure 1.3 shows the overall research strategies and contributions that have been achieved in this research. Firstly, two architectures called multiple - parallel input serial output (M-PISO) and dynamic- parallel input serial output (D-PISO) with clock control algorithms to support dynamic symbol size modulation is presented. Secondly, using D-PISO based algorithms, Pulse Position Modulation (PPM), Digital Pulse Interval Modulation (DPIM) and Reverse Dual Header Pulse Interval Modulation (RDHPIM) modulator and demodulator algorithm is implemented in FPGA. Finally, the experimental work is carried out for all modulations. The algorithm performances are then compared to exhibit another noteworthy analysis and discussion in terms of Symbol Error Rate (SER), clock synchronisation as well as the hardware implementation design.

1.6 Thesis Organisation

The structure of the remaining thesis is as follow. Chapter 2 takes a closer look at the most recent architectures and systems for digital modulation implementation in FPGAs as well as recent development in optical communication research. Next, Chapter 3 covers the methodology in term of design, implementation and performance study of new algorithms that implement a dynamic symbol size modulation in FPGAs. In Chapter 4, It covers the results of behavioral and timing of the algorithms. Last but not least, Chapter 5 provides the concluding remarks and possible improvements of the current research are highlighted. Finally, possible future research directions in the design and implementations of dynamic symbol size modulation are presented

REFERENCES

1. T. A. Gulliver, "Differential Amplitude Pulse-Position Modulation," pp. 3–11, 2005.
2. N.M.Aidibbiat, ZGhassemlooy, and R. Mcbughlin, "Spectral characteristics of dual header pulse interval modulation (DH-PIM)," in *IEE Proc. Commun.*, 2001, vol. 148, no. October, pp. 280–286.
3. CHENG-Gang, "A New Modulation Scheme for Optical Wireless Communication Systems Systems."
4. Y. Liu and G. Zhang, "A new modulation scheme of visible light communication," *Optoelectron. Lett.*, vol. 10, no. 4, 2014.
5. N. M. Aldibbiat and Z. Ghassemlooy, "Error performance of dual header pulse interval modulation (DH-PIM) in optical wireless communications," no. April, pp. 0–5, 2001.
6. M. H. Ahfayd, M. J.N.Sibley, and P. J.Maher, "Visible Light Communication Based ON Offset Pulse Position Modulation (Offset-PPM) Using High Power LED," in *32nd URSI GASS*, 2017, no. August, pp. 0–3.
7. Y. Lu, H. Liu, Q. Zhou, J. Ma, Y. Wei, and Q. Li, "A Smooth Evolution to Next Generation PON Based on Pulse Position Modulation (PPM)," *IEEE Photonics Technol. Lett.*, vol. 27, no. 2, pp. 173–176, 2015.
8. Y. Long, S. Wang, W. Wu, X. Yang, G. Jeon, and K. Liu, "Structured-light-assisted wireless digital optical communications," *Opt. Commun.*, vol. 355, pp. 406–410, 2015.
9. J. Tang, J. He, M. Chen, D. Li, and L. Chen, "Demonstration of 48-Gb/s 16-QAM signal transmission using half cycle sub-carrier modulation in intensity modulation/direct detection system," *Opt. Commun.*, vol. 334, pp. 228–234, 2015.
10. Q. Huo, M. Zhang, W. Xu, D. Han, M. Wu, and Q. Li, "FPGA-based 120Mbps online visible light communication system with RGB LEDs," *ICOON 2016 - 2016 15th Int. Conf. Opt. Commun. Networks*, pp. 1–3, 2017.
11. R. Woods, *FPGA-based implementation of complex signal processing systems*. Chichester: John Wiley, 2008.
12. F. Vahid, *Digital design with RTL design, VHDL and Verilog*, 2nd ed. Indianapolis, IN: Wiley, 2011.

13. P. Srimuk, A. Boonpoonga, and S. Burintramart, "FPGA implementation for GPR signal processing based on HW/SW co-design architecture," *Proceeding - 2015 IEEE Int. Conf. Antenna Meas. Appl. IEEE CAMA 2015*, pp. 1–3, 2016.
14. J. Cavanagh, *Computer arithmetic and Verilog HDL fundamentals*. Boca Raton, FL : CRC Press, 2010.
15. G. R. Smith, *FPGAs 101 : everything you need to know to get started*. Amsterdam: Elsevier, 2010.
16. J. M. P. Cardoso, *Reconfigurable computing: from FPGAs to hardware/software codesign*. New York: Springer, 2011.
17. T. Mehrabi and K. Raahemifar, "Design of a Time Mode SerDes using Differential Pulse Position Modulation (DPPM)," pp. 804–807, 2017.
18. D. Ibrahim, *PIC Microcontroller Projects in C: Basic to Advanced*. Amsterdam: Newnes, 2014.
19. N. Botros, *HDL with digital design : VHDL and Verilog*. Dulles, Virginia: Mercury Learning and Information, 2015.
20. R. Gandhiraj, R. Ram, and K. P. Soman, "Analog and digital modulation toolkit for software defined radio," *Procedia Eng.*, vol. 30, pp. 1155–1162, 2012.
21. D. Y. Choi, W. K. Kim, J. H. Kim, and H. Cho, "Performance of analog and digital modulation schemes under sweep jamming," *Int. Conf. Ubiquitous Futur. Networks, ICUFN*, vol. 2016–Augus, pp. 13–15, 2016.
22. C. Li, R. Hu, H. B. Li, M. Luo, Q. Yang, and S. Yu, "Digital OFDM-PON based on delta-sigma modulation employing binary IM-DD channels," *IEEE Photonics J.*, vol. 9, no. 2, 2017.
23. A. M. Alonso, M. Miyahara, and A. Matsuzawa, "A High-Speed DDFS MMIC with frequency, phase and amplitude modulations in 65nm CMOS," *2017 IEEE Asian Solid-State Circuits Conf. A-SSCC 2017 - Proc.*, vol. 2017–Janua, no. 10, pp. 181–184, 2017.
24. Z. Ahmad, P. Geisar, O. Salih, and S. Rajbhandari, "Design of a visible light communication system for deep sea divers based on analogue frequency modulation," *2016 10th Int. Symp. Commun. Syst. Networks Digit. Signal Process. CSNDSP 2016*, 2016.
25. D. Che, A. Li, X. Chen, Q. Hu, and W. Shieh, "Rejuvenating direct modulation and direct detection for modern optical communications," *Opt. Commun.*, vol. 409, no. April 2017, pp. 86–93, 2018.
26. S. Hori *et al.*, "A digital radio-over-fiber downlink system based on envelope delta-sigma modulation for multi-band/mode operation," *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2016–Augus, no. 1, pp. 16–19, 2016.
27. M. M. Shakra, E. M. Shaheen, H. A. Bakr, and M. S. Abdel-Latif, "C3. Automatic digital modulation recognition of satellite communication signals," *Natl. Radio Sci. Conf. NRSC, Proc.*, vol. 2015–June, no. Nrsc, pp. 118–126,

- 2015.
28. G. F. Santos, S. G. Quintanilha, R. Kley Lagano, M. Ant?nio Brasil Terada, and R. R. Nunes, "Optimization of antennas in communication systems: Digital modulation analysis," *SBMO/IEEE MTT-S Int. Microw. Optoelectron. Conf. Proc.*, vol. 2015–Decem, pp. 15–17, 2015.
 29. M. N. S. Du, Ke-Lin Swamy, "7.1 Analog Modulation - Knovel," *Cambridge University Press*, 2010. [Online]. Available: https://app.knovel.com/web/view/khtml/show.v/rcid:kpWCSFRFS2/cid:kt009BK614/viewerType:khtml//root_slug:wireless-communication/url_slug:analog-modulation?b-q=analog-modulation&sort_on=default&b-subscription=true&b-group-by=true&page=1&b-sort-on=default&. [Accessed: 29-Oct-2018].
 30. S. R. Bullock, "2.4 Digital Modulation - Knovel." [Online]. Available: https://app.knovel.com/web/view/khtml/show.v/rcid:kpTSDDC18/cid:kt011FD6E3/viewerType:khtml//root_slug:transceiver-system-design/url_slug:digital-modulation?b-q=digital-modulation&sort_on=default&b-subscription=true&b-group-by=true&page=14&b-sort-on=de. [Accessed: 29-Oct-2018].
 31. M. Roberts, Gordon Taenzler, Friedrich Burns, "12.5.1 Analog Modulation - Knovel," *Oxford University Press*, 2012. [Online]. Available: https://app.knovel.com/web/view/khtml/show.v/rcid:kpIMSICTM4/cid:kt00A4QDQ4/viewerType:khtml//root_slug:introduction-mixed-signal/url_slug:analog-modulation?b-q=analog-modulation&sort_on=default&b-subscription=true&b-group-by=true&page=60&b-sort-on=defa. [Accessed: 29-Oct-2018].
 32. R. A. Poisel, "2.5.1 Analog Modulations - Knovel," *Artech House*, 2014. [Online]. Available: https://app.knovel.com/web/view/khtml/show.v/rcid:kpEWRRS001/cid:kt011LUTA4/viewerType:khtml//root_slug:electronic-warfare-receivers/url_slug:analog-modulations?b-q=analog-modulation&sort_on=default&b-subscription=true&b-group-by=true&page=16&b-sort-on=. [Accessed: 29-Oct-2018].
 33. A. B. Carlson, *Communication systems : an introduction to signals and noise in electrical communication*. Boston: McGraw-Hill, 2010.
 34. T. Oberg, *Modulation, detection, and coding*. Chichester ; NY: John Wiley & Sons, 2001.
 35. Y. Quanyi, X. Zhiguo, and Y. Juan, "The noise figure of analog phase modulation photonic links," *Optik (Stuttg.)*, vol. 127, no. 2, pp. 522–524, 2016.
 36. Y. Gao, A. Wen, L. Liu, S. Tian, S. Xiang, and Y. Wang, "Compensation of the Dispersion-Induced Power Fading in an Analog Photonic Link Based on PM-IM Conversion in a Sagnac Loop," *J. Light. Technol.*, vol. 33, no. 13, pp. 2899–2904, 2015.
 37. F. E. Sagcan, A. Bayram, and B. Sen, "FPGA implementation of Delta Sigma

- Modulation based all-digital RF transmitter for parallel magnetic resonance imaging,” *Eur. Microw. Week 2015 “Freedom Through Microwaves”, EuMW 2015 - Conf. Proceedings; 2015 45th Eur. Microw. Conf. Proceedings, EuMC*, pp. 494–497, 2015.
38. T. Patra and S. Sil, “Bit error rate performance evaluation of different digital modulation and coding techniques with varying channels,” *2017 8th Ind. Autom. Electromechanical Eng. Conf. IEMECON 2017*, pp. 4–10, 2017.
 39. R. A. . Witte, “6.11 Digital Modulation - Knovel,” *Institution of Engineering and Technology*, 2014. [Online]. Available: https://app.knovel.com/web/view/khtml/show.v/rcid:kpSNME0005/cid:kt010SNM91/viewerType:khtml//root_slug:spectrum-network-measurements/url_slug:digital-modulation?b-q=digital-modulation&sort_on=default&b-subscription=true&b-group-by=true&page=20&b-sort-o. [Accessed: 29-Oct-2018].
 40. S. Cui, S. Jin, W. Xia, C. Ke, and D. Liu, “Improved symbol rate identification method for on-off keying and advanced modulation format signals based on asynchronous delayed sampling,” *Opt. Commun.*, vol. 354, pp. 218–224, 2015.
 41. X. Li, S. Zhao, K. Zhang, Z. Zhu, Y. Zheng, and D. Liang, “Photonic generation of microwave binary digital modulation signal with format agility and parameter tunability,” *Opt. Commun.*, vol. 429, no. August, pp. 106–111, 2018.
 42. V. V Shcherbakov, A. F. Solodkov, and A. Electrical-to-optical, “Analysis of Intensity Modulation Response of Analog Fiber-Optic Links,” pp. 24–26, 2016.
 43. V. V. Shcherbakov, A. F. Solodkov, and A. A. Zadernovsky, “Dispersive distortions of signals in an analog fiber-optic link with direct intensity modulation,” in *2016 International Conference Laser Optics (LO)*, 2016, pp. R8-60-R8-60.
 44. H. He *et al.*, “An improved photonic analog-to-digital conversion scheme using Mach–Zehnder modulators with identical half-wave voltages,” *Opt. Commun.*, vol. 425, no. March, pp. 157–160, 2018.
 45. H. Gao, Y. Deng, Z. Zhou, H. Yang, and Y. Xiao, “Additive phase noise suppression of direct modulation analog optical links,” *2017 IEEE 6th Asia-Pacific Conf. Antennas Propagation, APCAP 2017 - Proceeding*, pp. 1–3, 2018.
 46. B. Chirag, A. Lohith, and H. S. Prashantha, “Comparative performance analysis of various digital modulation schemes in AWGN channel,” *2017 Innov. Power Adv. Comput. Technol. i-PACT 2017*, vol. 2017–Janua, pp. 1–5, 2018.
 47. F. Xiong, *Digital modulation techniques*, 2nd ed. Boston: Artech House, 2006.
 48. J. M. Gong, H. Yang, Y. B. Liao, S. R. Lai, and W. Jin, “Novel polarization ellipticity angle modulation scheme for analog optical space communication,” *Opt. Commun.*, vol. 200, no. 1–6, pp. 139–141, 2001.
 49. B. L. Moffo and J. Mbihi, “A novel digital duty-cycle modulation scheme for FPGA-based digital-to-analog conversion,” *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 62, no. 6, pp. 543–547, 2015.

50. Q. Zhang *et al.*, “Bandwidth tunable microwave photonic filter based on digital and analog modulation,” *Opt. Fiber Technol.*, vol. 42, no. December 2017, pp. 34–38, 2018.
51. X. Zhang, C. Zhang, C. Chen, W. Jin, Xiaoyu Zhong, and K. Qiu, “Digital chromatic dispersion pre-management for SSB modulation direct-detection optical transmission systems,” *Opt. Commun.*, vol. 427, no. July, pp. 551–556, 2018.
52. E. Krouk, *Modulation and coding techniques in wireless communications*. Chichester: John Wiley, 2011.
53. P. P. Sotiriadis and C. Basetas, “Single-bit all digital frequency synthesis with homodyne sigma-delta modulation for Internet of Things applications,” *Proc. - IEEE Int. Symp. Circuits Syst.*, 2017.
54. M. Ahmed and A. El-Lafi, “Analysis of small-signal intensity modulation of semiconductor lasers taking account of gain suppression,” *Pramana - J. Phys.*, vol. 71, no. 1, pp. 99–115, 2008.
55. J. Wei, Z. Dong, Z. Huang, and Y. Zhang, “Symbol rate identification for auxiliary amplitude modulation optical signal,” *Opt. Commun.*, vol. 374, pp. 84–91, 2016.
56. S. Cui, S. Jin, W. Xia, C. Ke, and D. Liu, “Improved symbol rate identification method for on-off keying and advanced modulation format signals based on asynchronous delayed sampling,” *Opt. Commun.*, vol. 354, pp. 218–224, 2015.
57. D. Giustiniano, N. O. Tippenhauer, and S. Mangold, “Low-complexity Visible Light Networking with LED-to-LED communication,” *IFIP Wirel. Days*, 2012.
58. Z. Tang, F. Zhou, and W. Zheng, “Pulse position modulation spread spectrum underwater acoustic communication system using N-H sequence,” *ICSPCC 2016 - IEEE Int. Conf. Signal Process. Commun. Comput. Conf. Proc.*, pp. 2–5, 2016.
59. I. Mahbub and S. K. Islam, “A low power pulse position modulation based ultra-wideband transmitter for implantable sensors,” *2016 IEEE Int. Symp. Med. Meas. Appl. MeMeA 2016 - Proc.*, pp. 0–4, 2016.
60. W. Bae, C. S. Yoon, and D. K. Jeong, “A low-power pulse position modulation transceiver,” *Proc. - IEEE Int. Symp. Circuits Syst.*, vol. 2015–July, pp. 1614–1617, 2015.
61. W. Xia *et al.*, “An optical pulse position modulation based on double-circle iteration,” *ICOON 2016 - 2016 15th Int. Conf. Opt. Commun. Networks*, pp. 15–17, 2017.
62. T. Kishida, K. Nabika, and S. Oshiba, “QAM UWB-Impulse Radio Using Optical Pulses Position Modulation for Optical Fiber-Wireless Links,” pp. 79–83, 2015.
63. W. Madany, M. Rashdan, and E. S. Hasaneen, “Pulse-position and pulse-amplitude modulation interface for serial data link applications,” *Proc. 2016 4th*

- Int. Japan-Egypt Conf. Electron. Commun. Comput. JEC-ECC 2016*, pp. 95–98, 2016.
64. A. O. J. Wiberg, J. R. Marciante, and R. A. M. Photonics, “Low-Power-Consumption Pulse Position Modulation Laser Transmitter,” pp. 25–26, 2017.
 65. Y. Zeng, Y. Chen, H. Zhao, and X. Wang, “Multiple pulse amplitude and position modulation for optical wireless channel,” *Int. Conf. Ubiquitous Futur. Networks, ICUFN*, vol. 2015–August, no. 6, pp. 132–134, 2015.
 66. L. Kong, W. Xu, H. Zhang, C. Zhao, and X. You, “A PPM-Based Four-Dimensional Modulation Scheme for Visible Light Communications,” pp. 0–4, 2015.
 67. L. Mao, C. Li, H. Li, X. Chen, X. Mao, and H. Chen, “A mixed-interval multi-pulse position modulation scheme for real-time visible light communication system,” *Opt. Commun.*, vol. 402, no. May, pp. 330–335, 2017.
 68. L. Wang, Y. Zhou, X. Zhou, X. Chen, and H. Xu, “Passive Decoy-State Quantum Key Distribution with Orbital Angular Momentum and Pulse Position Modulation,” *2017 9th Int. Conf. Adv. Infocomm Technol.*, no. 1, pp. 105–109, 2017.
 69. F. Ebrahimi, Z. Ghassemlooy, and S. Olyaei, “Investigation of a hybrid OFDM-PWM/PPM visible light communications system,” *Opt. Commun.*, vol. 429, no. June, pp. 65–71, 2018.
 70. J. Fridlander, C. Lee, J. S. Speck, S. P. DenBaars, J. Klamkin, and J. Klamkin, “Direct Pulse Position Modulation of a 410 nm Semipolar GaN Laser Diode for Space Optical Communications,” *Conf. Lasers Electro-Optics*, vol. 1, no. c, p. STu4Q.3, 2018.
 71. A. Zare, A. Jamshidi, and A. Keshavarz-Haddad, “Receiver design for pulse position modulation technique in diffusion-based molecular communication,” *2017 IEEE 4th Int. Conf. Knowledge-Based Eng. Innov. KBEI 2017*, vol. 2018–Janua, pp. 0729–0733, 2018.
 72. P. J. M. Mostafa H.Ahfayd, Martin J.N.Sibley, “Visible light communication based on offse pulse position modulation (Offset-PPM) using High power LED,” *URSI GASS, Montr.*, vol. 2, no. 8, pp. 0–3, 2017.
 73. M. T. Dabiri, M. J. Saber, and S. M. S. Sadough, “Power control and adaptive digital pulse interval modulation for free space optical links,” *2016 24th Iran. Conf. Electr. Eng. ICEE 2016*, pp. 184–187, 2016.
 74. D. R. D. M. Faria, R. L. Moreno, and T. C. Pimenta, “Pulse Interval Modulation for biomedical wireless sensors,” *Proc. Int. Conf. Microelectron. ICM*, vol. 2016–March, pp. 87–90, 2016.
 75. S. Sharma, A. Sharma, and V. Bhatia, “Performance of pulse position modulation using various UWB pulses,” *Souvenir 2015 IEEE Int. Adv. Comput. Conf. IACC 2015*, vol. 2, no. 3, pp. 650–654, 2015.
 76. X. Mi and Y. Dong, “Polarized digital pulse interval modulation for underwater

- wireless optical communications,” *Ocean. 2016 - Shanghai*, pp. 1–4, 2016.
77. C. T. Manimegalai, S. Gauni, N. Raghavan, and T. R. Rao, “Investigations on suitable modulation techniques for visible light communications,” *Proc. 2017 Int. Conf. Wirel. Commun. Signal Process. Networking, WiSPNET 2017*, vol. 2018–Janua, pp. 1818–1822, 2018.
 78. Y. Mu, P. Li, and H. Jiang, “Pulse state interval modulation and open loop communication experiment in the hostile environments,” *Optik (Stuttg.)*, vol. 125, no. 11, pp. 2466–2471, 2014.
 79. S. Rajbhandari and Z. Ghassemlooy, “Convolutional coded dual header pulse interval modulation for line of sight photonic wireless links,” *IET Optoelectron.*, vol. 3, no. 3, pp. 142–148, 2009.
 80. P. Athanas, *Embedded systems design with FPGAS*. New York: Springer, 2013.
 81. D. G. Bailey, *Design for embedded image processing on FPGAs*. New York, NY: Wiley, 2011.
 82. S. F. Barrett, *Arduino Microcontroller: Processing for Everyone! Part II*, vol. 5, no. 1. San Rafael: Morgan and Claypool, 2010.
 83. D. Ibrahim, *PIC32 Microcontrollers and the Digilent Chipkit*. Waltham, MA: Newnes, 2015.
 84. S. Monk, *30 Arduino projects for the evil genius*, vol. XXXIII, no. 2. 2010.
 85. F. Vahid, *Verilog for digital design*. Hoboken, NJ : John Wiley, 2007.
 86. V. A. Pedroni, *Circuit design and simulation with VHDL*. Cambridge, Mass.: MIT Press, 2010.
 87. P. Wilson, *Design recipes for FPGAs : using Verilog and VHDL*. Amsterdam: Newnes, Elsevier, 2016.
 88. J. Teubner, *Data processing on FPGAs*. San Rafael: Morgan & Claypool, 2013.
 89. K. A. Arun Kumar, “An implementation of DPD in FPGA with a soft processor using partial re-configuration for wireless radios,” *2013 IEEE Conf. Inf. Commun. Technol. ICT 2013*, no. Ict, pp. 860–864, 2013.
 90. T. Sato, S. Chivapreecha, P. Moungnoul, and K. Higuchi, “An FPGA architecture for ASIC-FPGA co-design to streamline processing of IDSs,” *Proc. - 2016 Int. Conf. Collab. Technol. Syst. CTS 2016*, pp. 412–417, 2016.
 91. G. M. Sung, H. K. Wang, and J. H. Lin, “Serial interface engine ASIC with USB physical transceiver based on FPGA development board,” *2017 IEEE Int. Conf. Syst. Man, Cybern. SMC 2017*, vol. 2017–Janua, pp. 410–413, 2017.
 92. K. Ismail, T. Ismail, and H. Mostafa, “Design and implementation of CDR and SerDes for high speed optical communication networks using FPGA,” *Int. Conf. Transparent Opt. Networks*, vol. 2016–August, pp. 16–18, 2016.
 93. J. Wang *et al.*, “Single Event Effects Testing on the SERDES , Fabric Flip-

- Flops and PLL in a Radiation- Hardened Flash-Based FPGA — RT4G150,” 2016.
94. P. A. H. Vardhini, “Analysis of Integrator for Continuous Time Digital Sigma Delta ADC on Xilinx FPGA,” pp. 2689–2693, 2016.
 95. M. Göbel, C. C. Chi, M. Alvarez-Mesa, and B. Juurlink, “High performance memory accesses on FPGA-SoCs: A quantitative analysis,” *Proc. - 2015 IEEE 23rd Annu. Int. Symp. Field-Programmable Cust. Comput. Mach. FCCM 2015*, p. 32, 2015.
 96. C. C. Wu and K. W. Weng, “The development and implementation of a real-time depth image capturing system using SoC FPGA,” *Proc. - IEEE 30th Int. Conf. Adv. Inf. Netw. Appl. Work. WAINA 2016*, pp. 934–938, 2016.
 97. G. R. Smith, *FPGA 101 everything you need to know to get started*. Burlington, MA: Newnes/Elsevier, 2010.
 98. A. Jaafar, N. Soin, and S. W. M. Hatta, “An educational FPGA design process flow using Xilinx ISE 13.3 project navigator for students,” *Proc. - 2017 IEEE 13th Int. Colloq. Signal Process. its Appl. CSPA 2017*, no. March, pp. 7–12, 2017.
 99. J. H. Kim and J. H. Anderson, “Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow,” *25th Int. Conf. F. Program. Log. Appl. FPL 2015*, 2015.
 100. K. Paldurai and K. Hariharan, “FPGA implementation of delay optimized single precision floating point multiplier,” *ICACCS 2015 - Proc. 2nd Int. Conf. Adv. Comput. Commun. Syst.*, pp. 5–9, 2015.
 101. L. Charaabi, E. Monmasson, and I. Slama-Belkhodja, “Presentation of an efficient design methodology for FPGA implementation of control systems application to the design of an antiwindup PI controller,” *IECON Proc. (Industrial Electron. Conf.)*, vol. 3, no. 1, pp. 1942–1947, 2002.
 102. R. Sass, *Embedded systems design with platform FPGAs: principles and practices*. Boston: Morgan Kaufmann, 2010.
 103. E. A. Bezerra and D. V. Lettnin, *Synthesizable VHDL design for FPGAs*, vol. 9783319025. Cham: Springer, 2014.
 104. R. W. Larsen, *Labview for engineers*. New York: Pearson, 2010.
 105. A. Nakanishi, K. Hatayama, T. Onoduka, and T. Kimura, “An embedded system of TCP/IP communication by using FPGA,” *2015 IEEE 4th Glob. Conf. Consum. Electron. GCCE 2015*, pp. 489–492, 2016.
 106. J. Zhang, Y. Lin, Y. Lyu, and G. Qu, “A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing,” *IEEE Trans. Inf. Forensics Secur.*, vol. 10, no. 6, pp. 1137–1150, 2015.
 107. K. Sudeendra Kumar, S. Sahoo, A. Mahapatra, A. K. Swain, and K. K. Mahapatra, “A Flexible Pay-per-Device Licensing Scheme for FPGA IP

- Cores,” *Proc. IEEE Comput. Soc. Annu. Symp. VLSI, ISVLSI*, vol. 2017–July, pp. 677–682, 2017.
108. W. Huang and L. Jia, “FPGA-based Matrix Keyboard Common IP Core Design and the Implementation Using Verilog HDL,” *Proc. - 2017 2nd Int. Conf. Mech. Control Comput. Eng. ICMCCE 2017*, vol. 2018–Janua, pp. 161–164, 2018.
 109. Oliscience, “Opencores.” [Online]. Available: <https://opencores.org/>. [Accessed: 16-Feb-2016].
 110. Z. Jin and H. Finkel, “Optimizing an atomics-based reduction Kernel on OpenCL FPGA platform,” *Proc. - 2018 IEEE 32nd Int. Parallel Distrib. Process. Symp. Work. IPDPSW 2018*, pp. 532–539, 2018.
 111. Z. Jin and H. Finkel, “Optimizing Parallel Reduction on OpenCL FPGA Platform – A Case Study of Frequent Pattern Compression,” *2018 IEEE Int. Parallel Distrib. Process. Symp. Work.*, pp. 27–35, 2018.
 112. R. S. Sandige, *Fundamentals of digital and computer design with VHDL*. New York: McGraw Hill, 2012.
 113. M. Ferdjallah, *Introduction to digital systems : modeling, synthesis, and simulation using VHDL*. Hoboken, N.J.: Wiley, 2011.
 114. J.-P. Deschamps, *Synthesis of arithmetic circuits : FPGA, ASIC and embedded systems*. Hoboken, NJ: John Wiley, 2006.
 115. D. Automation and S. Committee, *IEEE Standard Hardware Description Language Based on the Verilog ~ Hardware Description Language*. 1995.
 116. IEEE, *IEEE Standard Verilog Hardware Description Language 2001*, vol. 2002, no. October. 2002.
 117. C. S. A. (CSA), “Verilog hardware description language,” *Int. Organ.*, vol. 4, pp. 1–11, 2005.
 118. IEEE, *IEEE Standard for Verilog Register Transfer Level Synthesis*, no. December. 2004.
 119. Institute of Electrical and Electronic Engineers, *IEEE 1800-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification , and Verification Language*, no. February. 2005.
 120. C. S. A. (CSA), “Verilog register transfer level synthesis Reference,” *Int. Organ.*, vol. 62142, pp. 1–11, 2009.
 121. M. M. Mano, *Digital design : with an introduction to the verilog HDL*, 5th ed. Upper Saddle River, NJ: Pearson Prentice Hall, 2013.
 122. R. Mehler, *Digital integrated circuit design using verilog and systemverilog*. Amsterdam: Elsevier, 2015.
 123. IEEE, *IEEE Standard for SystemVerilog 2009*. 2009.
 124. M. A. L. Sarker and M. H. Lee, “Synthesis of VHDL code for FPGA design

- flow using Xilinx PlanAhead tool,” *2012 Int. Conf. Educ. e-Learning Innov. ICEELI 2012*, 2012.
125. Ö. Ünel, “OpenCL Implementation of Unsharp Filtering on GPU and FPGA,” no. Siu, pp. 212–215, 2014.
 126. R. Domingo *et al.*, “High-level design using Intel FPGA OpenCL: A hyperspectral imaging spatial-spectral classifier,” *12th Int. Symp. Reconfigurable Commun. Syst. ReCoSoC 2017 - Proc.*, 2017.
 127. S. Gao and J. Chritz, “Characterization of OpenCL on a Scalable FPGA Architecture Shanyuan,” *J. Formos. Med. Assoc.*, vol. 116, no. 3, pp. 137–138, 2017.
 128. V. Mirian and P. Chow, “Using an OpenCL framework to evaluate interconnect implementations on FPGAs,” *Conf. Dig. - 24th Int. Conf. F. Program. Log. Appl. FPL 2014*, 2014.
 129. M. Hosseinabady and J. L. Nunez-Yanez, “Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices,” *25th Int. Conf. F. Program. Log. Appl. FPL 2015*, 2015.
 - [130. F. Bin Muslim, L. Ma, M. Roozmeh, and L. Lavagno, “Efficient FPGA implementation of Open CL high-performance computing applications via high-level synthesis,” *IEEE Access*, vol. 5, pp. 2747–2762, 2017.
 131. N. Kehtarnavaz, *Digital signal processing system design : LabVIEW-based hybrid programming*. Burlington, MA: Academic Press/Elsevier, 2008.
 132. K.-S. Kwon, *Practical guide to machine vision software : an introduction with LabVIEW*. Weinheim: Wiley-VCH, 2015.
 133. R. H. King, *Introduction to data acquisition with LabVIEW*. Boston: McGraw-Hill, 2009.
 134. R. M. Hagem, “FPGA Based Implementation of Pulse Position Modulation for Underwater Optical Wireless Communication,” *Int. J. Eng. Innov. Technol. Vol.*, vol. 6, no. 5, pp. 47–50, 2016.
 135. S. Chouhn and V. Kumar, “VHDL BASED FPGA IMPLEMENTATION OF 256- ARYDPPM FOR,” *Int. J. Electr. Electron. Data Commun.*, vol. 3, no. 2, pp. 42–45, 2015.
 136. J. Liu, Z. Gu, B. Zheng, L. Zhao, and Z. Gong, “A design of underwater wireless laser communication system based on PPM modulating method,” *Ocean. 2016 - Shanghai*, pp. 1–6, 2016.
 137. M. H. G. Ayagh and A. A. Varzanesh, “Implementation of DPIM Modem on FPGA and Comparison of it Functionality with PPM Modem,” *Passiv. Def. Sci. Tech*, vol. 39, no. 5, pp. 39–47, 2012.
 138. S. R. Davis, *Beginning programming with c++ for dummies*. Hoboken, NJ, 2015.

139. A. Khan, *Objective-C and IOS programming : a simplified approach*. Stamford, CT, 2015.
140. Y. D. Liang, *Introduction to Java programming : brief version*, 9th ed. Boston: Pearson, 2013.
141. J. Farrell, *Java programming*, 7th ed. Boston, MA: Cengage Learning, 2014.
142. M. Siegesmund, *Embedded C programming : techniques and applications of C and PIC MCUS*. Oxford: Newnes, 2014.
143. D. Ibrahim, *PIC microcontroller projects in C : basic to advanced*, 2nd ed. Amsterdam : Newnes, 2014.
144. B. Burd, *Beginning programming with Java for dummies*, 4th ed. 2014.
145. Xilinx, "UltraScale Architecture Configurable Logic Block," vol. 574, 2017.
146. Hamamatsu, " Datasheet: S5973/-01 Photodiode", pp.1-5. Nov, 2015.

