Efficient architectures for 3D HWT using dynamic partial reconfiguration

Ahmad , Afandi and Krill, Benjamin and Rabah, Abbes (2010) Efficient architectures for 3D HWT using dynamic partial reconfiguration. Journal of Systems Architecture, 56 (8). pp. 305-316. ISSN 1383-7621

Full text not available from this repository.

Abstract

This paper presents the design and implementation of three dimensional (3D) Haar wavelet transform (HWT) with transpose based computation and dynamic partial reconfiguration (DPR) mechanism on field programmable gate array (FPGA). Due to the separability property of the multi-dimensional HWT, the proposed architecture has been implemented using a cascade of three N-point one dimensional (1D) HWT and two transpose memories for a 3D volume of N � N � N suitable for real-time 3D medical imaging applications. These applications require continuous hardware servicing, hence DPR has been introduced. Two architectures were synthesised using VHDL and implemented on Xilinx Virtex-5 FPGAs. Experimental results and comparisons between different configurations using partial and non-partial reconfiguration processes and a detailed performance analysis of the area, power consumption and maximum frequency are analysed in this paper.

Item Type:Article
Uncontrolled Keywords:dynamic partial reconfiguration (DPR); medical image processing; haar wavelet transform (HWT)
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK1001-1841 Production of electric energy or power. Powerplants. Central stations
Divisions:Faculty of Electrical and Electronic Engineering > Department of Computer Engineering
ID Code:3046
Deposited By:Normajihan Abd. Rahman
Deposited On:21 Feb 2013 15:31
Last Modified:22 Jan 2015 11:43

Repository Staff Only: item control page