Voltage clamp simulations of cardiac excitation: FPGA implementation

Mahmud, Farhanahani and Mahamad, Abd Kadir and Jabbar, M. Hairol and Othman, Norliza and Adon, Nur Atiqah (2016) Voltage clamp simulations of cardiac excitation: FPGA implementation. ARPN Journal of Engineering and Applied Sciences, 11 (24). pp. 14056-14064. ISSN 1819-6608

[img] Text
AJ 2016 (33).pdf
Restricted to Registered users only

Download (488kB) | Request a copy


This paper presents the simulation study of voltage clamp technique that enables to analyse current-voltage (I-V) characteristics of ion currents based on Luo-Rudy Phase-I (LR-I) model by using a Field Programmable Gate Array (FPGA). Here, the I-V relationship presents the characterization of each ion channel by a relation between membrane voltage, Vm and resulting channel current. In addition, the voltage clamp technique also allows the detection of single channel currents in biological membranes and is known to be applicable in identifying variety of electrophysiological problems in the cellular level. As computational simulations devote a vast amount of time to run due to the increasing complexity of cardiac models, a real-time hardware implementation using FPGA could be the solution as it provides high configurability and performance, and able to executes in parallel mode operation for high-performance real-time systems. For shorter time development while retaining high confidence results, FPGA-based rapid prototyping through HDL Coder from MATLAB software has been used to construct the algorithm for the simulation system. Basically, the HDL Coder is capable to convert the designed MATLAB Simulink blocks into hardware description language (HDL) for the FPGA implementation. As a result, the MATLAB Simulink successfully simulates the voltage clamp of the LR-I excitation model and identifies the I-V characteristics of the ionic currents through Xilinx Virtex-6 XC6VLX240T development board.

Item Type: Article
Uncontrolled Keywords: voltage clamp; luo-rudy phase-I model; field programmable gate array; MATLAB simulink HDL coder.
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Electrical and Electronic Engineering > Department of Electronic Enngineering
Depositing User: Mrs. Mashairani Ismail
Date Deposited: 02 Dec 2021 02:29
Last Modified: 02 Dec 2021 02:29
URI: http://eprints.uthm.edu.my/id/eprint/4294

Actions (login required)

View Item View Item