

DESIGNING OF AN OPERATIONAL AMPLIFIER

FIRDAUS @ NUKHA BINTI TIMYATI

A project report is submitted in partial fulfillment
of the requirements for the award of the Degree of
Master in Electrical Engineering

Faculty of Electrical and Electronic Engineering
Universiti Tun Hussein Onn Malaysia

NOVEMBER 2008

To my darling husband... *Md. Nazri Mohidin @ Mohyeddin...* you are all things beautiful to me...

To my adorable kids... *Mirza Khumaini, Nuqman Nazhan, Firas Nazih and Naqib Nadzif...* you are always in my heart and will always be...

To my beloved father... *Haji Timyati Alwai...* I really appreciate your upbringing and endless support...

To my only sister... *Noor Fahrina Timyati...* may you lead a successful life despite your hearing disability...



PTTA UTHM
PERPUSTAKAAN TUN AMINAH

ACKNOWLEDGEMENT

Alhamdulillah, Praise to Allah the almighty which with His bless; the completion of this dissertation is possible.

It is my greatest pleasure to express my gratitude to everyone whom had contributed towards the completion of this dissertation. My special gratefulness firstly goes to my supervisor, **Assoc. Prof. Siti Hawa Binti Ruslan**. Her continuous guidance and knowledge sharing is truly invaluable towards my intellectual and personal development.

There were friends and families that had kindly assisting me along the way of this dissertation. Their books, notes, thoughts, ideas, and support had helped me in finding solutions whenever there was problem.

The seed of kindness will always bloom to the fullest. The seed of knowledge is timeless and precious. Thank you one, thank you all, for the pleasure of appreciation has been done.

ABSTRACT

Natural signals come in analog forms and these signals are bearing valuable information and need to be processed. An operational amplifier is the most versatile and important building blocks in analog circuit design. Therefore this project is dedicated to designing an operational amplifier and analyzing the properties. The performance is measured based on its DC and small-signal analysis. Schematic of the circuit is drawn using Tanner EDA's S-Edit™. Then T-Spice™ is utilized to simulate the circuit. Output waveform generated by W-edit is used to obtain the DC curve, the Bode plot for magnitude and Bode plot for phase. Additionally, other types of parameters are used for the same circuit. It is found that Level 1 Parameters suits the operational amplifier being designed and it works well as expected. The design gives a 96dB gain. The layout for the whole circuit is done based on MOSIS layout rules using SCN3M technology.



ABSTRAK

Dunia kita dipenuhi oleh pelbagai isyarat analog semulajadi yang membawa maklumat-maklumat tertentu. Namun maklumat ini perlu diproses sebelum digunakan. Salah satu komponen yang paling berguna dan merupakan salah satu blok penting dalam rekabentuk litar analog ialah penguat operasi. Oleh itu, projek ini adalah bertujuan untuk menghasilkan litar penguat operasi dengan mengambilkira pelbagai faktor penting dalam rekabentuk litar. Hasil simulasi litar ini digunakan untuk menentusahkan semua kiraan yang dibuat semasa proses rekabentuk. Prestasi litar diukur berdasarkan analisis DC dan isyarat kecil. Litar skematik dalam projek ini dihasilkan menggunakan S-Edit™ Tanner EDA. Simulasi litar pula menggunakan T-Spice™. Gelombang keluaran dilihat melalui W-Edit dan kemudiannya digunakan untuk menentukan kemampuan litar. Sebagai tambahan, penggunaan set parameter yang berlainan turut digunakan untuk simulasi litar yang sama. Hasil kajian mendapati rekabentuk litar ini sesuai menggunakan parameter Level 1 dan dapat beroperasi seperti yang dikehendaki. Litar yang direka menghasilkan gandaan sebanyak 96dB. Bentangan keseluruhan litar juga telah dibuat berdasarkan hukum bentangan dari MOSIS menggunakan teknologi SCN3M.

CONTENTS

CHAPTER	ITEMS	PAGES
	TITLE	i
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	CONTENTS	vii
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
I	INTRODUCTION	1
	1.1 Background of the Problem	1
	1.2 Statement of the Problem	3
	1.3 Expected Findings	3
	1.4 Objectives	4
	1.5 Importance of the Study	4
	1.6 Scope of Project	5
	1.7 Thesis Outline	5
II	LITERATURE REVIEW	
	2.1 Literature Review	6
	2.1.1 Previous Works	6
	2.2 MOSFET	8
	2.2.1 MOSFETs Designations	9
	2.2.2 MOSFET Drain Characteristics	10

2.2.3	MOSFET Circuit Model	11
2.3	Amplifier Concepts	13
2.3.1	Common-source Amplifier with Current Source Supply	14
2.3.2	Current Sources and Sinks	14
2.3.3	Differential Amplifier	16
2.4	Two-Stage CMOS Operational Amplifier Topology	17
2.4.1	DC Analysis of a Two-Stage Amplifier	21
2.4.2	Small-Signal Analysis	25
III	RESEARCH METHODOLOGY	
3.1	The Two-Stage Operational Amplifier	28
3.1.1	Determining the Voltage and Currents	29
3.1.2	Determining the Dimension of Transistors	30
3.1.3	Performance of Operational Amplifier	31
3.1.4	Tanner EDA Tools	31
3.1.5	The Level 1 MOSFET Model Parameters	32
3.2	Analysis of Two-Stage CMOS Operational Amplifier	33
3.2.1	DC Analysis of the Two-Stage Amplifier	33
3.2.2	Small-signal Analysis	34
IV	RESULTS AND ANALYSIS	
4.1	The Circuit	35
4.1.1	Current Sources/Sinks	36
4.1.2	Common-Source Amplifier	37
4.1.3	Transistor Dimensions	38

4.2	Comparison of Results	39
4.2.1	DC Results	39
4.2.2	AC Results	40
4.3	Simulation Results for Waveform	41
4.3.1	The DC Characteristics	41
4.3.2	The Bode Plot for Magnitude	42
4.3.3	The Bode Plot for Phase	43
4.4	Results of Level 2 Model Parameters	43
4.4.1	The DC Characteristics	44
4.4.2	The Bode Plot for Magnitude	45
4.4.3	The Bode Plot for Phase	46
4.5	Results of 2.0 μ m Process	47
4.5.1	Level 2 MOSFET Parameters	47
4.5.1.1	The DC Characteristics	48
4.5.1.2	The Bode Plot for Magnitude	49
4.5.1.3	The Bode Plot for Phase	50
4.5.2	Nominal Level 5 MOSFET Parameters	50
4.5.2.1	The DC Characteristics	51
4.5.2.2	The Bode Plot for Magnitude	52
4.5.2.3	The Bode Plot for Phase	53
4.6	The Transistors Region	54
4.7	The Layout	55
4.7.1	PMOS	56
4.7.2	NMOS	57
4.7.2.1	PMOS and NMOS	57
4.7.3	Resistor	58
4.7.4	Capacitors	59
4.7.5	Active and Passive Devices	60



V	CONCLUSIONS	
	5.1 Discussion	62
	5.2 Conclusions	64
	5.3 Recommendations	65
	REFERENCES	66
	APPENDICES	69



PTTA UTHM
PERPUSTAKAAN TUNKU TUN AMINAH

LIST OF TABLES

NO. OF TABLES	TITLE	PAGES
2.1	Results of operational amplifier in the previous research works.	7
2.2	Steady-state equations for n-channel MOSFET.	12
2.3	Steady-state equations for p-channel MOSFET.	12
2.4	DC MOSFET SPICE parameters.	13
4.1	The output of current source/sink.	37
4.2	The output of current source/sink with common-source amplifier.	38
4.3	Transistor dimensions.	39
4.4	Voltages at nodes.	40
4.5	DC results.	40
4.6	The PMOS Layout and its extraction results	56
4.7	The NMOS Layout and its extraction results	57
4.8	The results for current mirror, differential pair and current source	58
4.9	The layout and extraction result for a square of resistors	59
4.10	The layout and extraction for the capacitors	60
5.1	The results of this operational amplifier design.	63

LIST OF FIGURES

NO. OF FIGURES	TITLE	PAGES
1.1	Simple sample-and-hold.	2
2.1	Voltage and current designations for MOSFETs.	9
2.2	(a) I-V curves of a MOSFET. (b) Description of I-V plot for MOSFET in simpler words.	10
2.3	Characteristics of an NMOS device.	11
2.4	Characteristics of a PMOS device.	11
2.5	Common-source amplifier.	14
2.6	Current mirror circuit.	15
2.7	Fully differential amplifier with current sources.	17
2.8	Block diagram for an integrated operational amplifier	18
2.9	Differential input pair with current mirror.	18
2.10	The two-stage operational amplifier circuit.	20
2.11	Unity-gain feedback configuration.	21
2.12	The small-signal equivalent circuit.	26
3.1	Level 1 MOSFET Model Parameters.	32
4.1	The circuit.	36
4.2	The circuit testing the function of current source and sink.	37
4.3	The current source/sink with common source amplifier.	38
4.4	The DC Characteristics curve.	41
4.5	The Bode plot for magnitude.	42
4.6	The Bode plot for phase.	43
4.7	Level 2 Model Parameters.	44
4.8	The DC characteristics based on Level 2 Parameters.	45
4.9	The frequency response based on Level 2 Parameters.	46
4.10	The Bode plot for phase based on Level 2 Parameters.	46

NO. OF FIGURES	TITLE	PAGES
4.11	Level 2 Model Parameters of $2\mu\text{m}$ process.	48
4.12	The DC characteristics from Level 2 model parameters.	48
4.13	The Bode plot for magnitude based on Level 2 model parameters.	49
4.14	The Bode plot for phase from Level 2 model parameters.	50
4.15	Level 5 Model Parameters of $2\mu\text{m}$ process.	51
4.16	The DC characteristics of Level 5 model parameters.	52
4.17	The Bode plot for magnitude based on Level 5 model parameters.	53
4.18	The Bode plot for phase based on Level 5 model parameters.	53
4.19	The transistors' region for different parameters	54
4.20	The layout of all devices	61



CHAPTER I

INTRODUCTION

The chapter is dedicated to description of background of the problem with statement of the problem is then clarified. Then, the expected findings, objectives, importance and scope of project are explained. Relevant terms used are revealed in the last part of this chapter.

1.1 Background of the Problem

Digital implementation offers significant benefits. The operation of digital circuits does not require precise values of the signal and this means digital circuits are less sensitive than analogue circuits. Moreover, the emergence of very large-scale integration (VLSI) circuits had enabled the integration of complex digital signal processing (DSP) systems on a single chip. In terms of storage, digital signal can be stored almost indefinitely on various media without any loss (Mitra, 2006). These advantages had made digital implementation much more desirable than its analogue counterpart.

As most natural signals are in analogue form, including the biomedical signals, analogue signals need to be converted into digital form to be processed digitally. Sampling is a crucial step in typical digital signal processing system (Floyd, 2006).

Apparently, development of the integrated circuits in microelectronics industry is the most influential industry in the society. Operational amplifiers are one of the devices that could be designed using metal-oxide semiconductor field-effect transistors (MOSFET) in microelectronics analogue circuit design (Howe & Sodini, 1997). Sampling circuits also employ operational amplifier in its building blocks.

A simple sample-and-hold (S/H) circuit consists of an input buffer, an electronic switch, a storage capacitor and an output buffer as in Figure 1.1. The switch is closed during sample mode enabling V_{out} to track input voltage. In the hold mode, the switch is opened, isolating the storage capacitor from the input and V_{out} remains until the next sampling phase. Traditionally, S/H circuits are in voltage-mode whereby input voltage is sampled at discrete-times and held constant until the next sampling instant (Chennam & Fiez, 2004).




Figure 1.1: Simple sample-and-hold (Chennam & Fiez, 2004).

1.2 Statement of the Problem

Technology scaling and reduced supply voltages results in increased speed and reduced power consumption. Low power consumption is favourable in complementary metal-oxide semiconductor (CMOS) designs because this could prolong the battery-life. Therefore, this project is focusing in designing an operational amplifier with low voltage supply and low power consumption.

1.3 Expected Findings

The project is meant to come up with an operational amplifier to be used in analogue-to-digital converter (ADC) circuit. In this project, integrated circuit design system will be used. Therefore it consists of the schematic of transistor level circuits and their respective simulated output waveforms. Outputs will be obtained through the schematic editor, SPICE simulator and waveform viewer. The performance of the operational amplifier in this project is determined by its direct current (DC) characteristics and frequency response. All the values are first obtained by calculation and then compared with simulation values.



1.6 Scope of Project

There are many types of operational amplifier available. The operational amplifier in this design is set to:

1. Use power supplies of $V_{DD} = 3.3V$ and $V_{SS} = -3.3V$.
2. Dissipate power in milli-Watt range.
3. Have the minimum length of $3\mu m$ for all transistors.
4. Drive a typical capacitive load of $7.5pF$ for operational amplifier.

1.7 Thesis Outline

This thesis started with Chapter I whereby every introduction that briefly describes the project. Then, Chapter II reveals the previous works on operational amplifier and all the theories relevant to design an operating amplifier. The research methodology is included in Chapter III. All the calculation and simulation results of the operational amplifier are in Chapter IV. As the final chapter, Chapter V includes discussion, conclusion, and recommendation.

CHAPTER II

LITERATURE REVIEW

2.1 Literature Review

In order to facilitate comparison, the results obtained from previous works that had been published are summarized in Table 2.1. The operational amplifier concept is then briefly discussed. This project used MOSFETs, thus, the designation of voltages and currents are clarified first. Then, the drain characteristics of MOSFETs are pointed out. Equations related to the DC analysis of the amplifier are introduced and also equations involved in the small-signal analysis of the operational amplifier.

2.1.1 Previous Works

Operational amplifier design has been developed continuously. The previous works can be concluded as in Table 2.1.

Table 2.1: Results of operational amplifier in the previous research works.

	Author	Year	Power Supply (V)	Architecture	Low Frequency Gain (dB)	Unity Gain Frequency (Hz)	Phase Margins (degrees)	Power Dissipation (W)
1	Rob van Dongen & Vincent Rikkink	1995	1.5V	simple two-stage	63dB	1M Ω 150pF = 0.85MHz 1k Ω 150pF = 1.1MHz	1M Ω 150pF = 47deg 1k Ω 150pF = 59deg	135uW
2	G.N. Lu & G. Sou	1998	1.3V	regulated-cascode	>68dB	10MHz (transition frequency)	70deg	0.28mW
3	Kimmo Lasanen, Elvi Riisänen-Ruotsalainen & Juha Kostamovaara	2000	1.0V	bulk-driven Miller comp.	83dB	190kHz	73deg	5uW
4	Jean-Francois Delage & Mohamad Sawan	2001	2.7-5.0V	two-stage	91.8dB	>13.8MHz	>51deg	not available
5	Vadim I-Vanov & Shilong Zhang	2002	2.5-5.5V	not available	>100dB	250MHz	not available	not available
6	Franz Schlögl & Horst Zimmermann	2005	1.2V	4-stage Miller comp.	128.8dB	693MHz	48deg	18mW
7	Carsten Bronskowski & Dietmar Schroeder	2006	3.3V	rail-to-rail folded cascode	not available	1.1-39MHz	>55deg	140uW-30mW
8	Philipp Meier auf der Heide, Carsten Bronskowski, Jakob M. Tomasik & Dietmar Schroeder	2007	3.3V	programmable operational amplifier based on rail-to-rail	not available	0.3-48MHz (μ power consumption)	68.4deg	49uW

Power consumption is one of the critical aspects in operational amplifier design. As power consumption is directly related to the current and voltage supply, it seems that reduced supply voltages means reduced power consumption. The low frequency gain and unity-gain frequency are two other aspects usually discussed. Process integration refers to the well-defined collection of semiconductor processes required to fabricate CMOS integrated circuits. There is a strong connection between circuit design and process integration (Baker, 2005). Since operational amplifiers in this review are all CMOS integrated circuit, variation in process might lead to variation in performance of the operational amplifier.

Rob van Dongen and Vincent Rikkink (Dongen & Rikkink, 1995) had developed two-stage architecture for the operational amplifier. The input stage was a transconductance amplifier while the output stage is a common-source amplifier. The combination has poles at higher-frequencies which were at 0.85 MHz and 1.1 MHz. Common-source amplifier was chosen for the output stage because it can operate using as low as 1V of voltage supply since in this configuration, there will be no more than two transistors between the V_{DD} and ground.

Likewise, Jean-Francois Delage and Mohamad Sawan (Delage & Mohammad Sawan, 2001) were also proposing an operational amplifier based on two-stage amplifier. However, this operational amplifier was developed by a rail-to-rail input stage and an AB class amplifier at the output. It has minimal phase margin with 35pF of capacitive load. The pole is situated at 13.8 MHz. This means that the amplifier has a higher frequency of unity gain apart from having a higher low-frequency gain than the operational amplifier proposed by Ron van Dongen and Vincent Rikkink.

Similarly for this project, two-stage architecture is proposed for the operational amplifier, as it will meet the desired specification.

2.2 MOSFET

The metal-oxide semiconductor field-effect transistor, MOSFET is a multi-terminal microelectronic device. MOSFETs are the dominant transistor type for digital IC's and have important applications in analogue signal processing circuits (Howe & Sodini, 1997).

2.2.1 MOSFETs Designations

An understanding of the symbols of MOSFET, particularly the voltage and current designations, is important in discussing the current-voltage characteristics. These are featured in Figure 2.1. MOSFET is a four terminal device with interchangeable drain and source. However, the simplified three terminals model are the most often used with consideration that the substrate is grounded (or most negative voltage, V_{SS}) or well is tied to V_{DD} . This is important in performing simulations through Tanner EDA Tools.




Figure 2.1: Voltage and current designations for MOSFETs (Baker, 2005).

2.2.2 MOSFET Drain Characteristics

The MOSFET's DC characteristics are often discussed in terms of its drain current, I_D functional dependence on the two voltages: the gate-source voltage, V_{GS} and the drain-source voltage, V_{DS} (Howe & Sodini, 1997). Graphically, these characteristics are plotted in an I-V curve. MOSFET could be in triode region, which it will act like a voltage-controlled resistor. It could also be in saturation region, which means the MOSFET is functioning more as a current source. The I-V curves and the description are as in Figure 2.2.




Figure 2.2: (a) I-V curves of a MOSFET (b) Description of I-V plot for MOSFET in simpler words (Baker, 2005).

An example of drain-current characteristics of an n-channel MOSFET (NMOS) and p-channel MOSFET (PMOS) with its test circuit is shown in Figure 2.3 and Figure 2.4 respectively. The MOSFET is cutoff when drain current, $I_D = 0A$ and the gate-source voltage is smaller than its threshold voltage, $V_{GS} < V_T$. Typical value of V_T is 1V. Once the drain-source voltage becomes larger than the difference between gate-source voltage and threshold voltage, $V_{DS} > V_{GS} - V_T$, I_D is nearly independent. This is the saturation region whereby the MOSFET behaves almost like a current source. In the triode region, I_D depends on both V_{GS} and V_{DS} (Howe & Sodini, 1997).




Figure 2.3: Characteristics of an NMOS device (Baker, 2005).




Figure 2.4: Characteristics of a PMOS device (Baker, 2005).

2.2.3 MOSFET Circuit Model

Steady-state equations for I_D as a function of the terminal voltages are important in finding the steady-state behaviour of digital circuits and for biasing analogue amplifiers. MOSFET's in analogue designs are usually biased in saturation region. Therefore, small-signal model in the saturation region is valuable. The steady-state equations for n-channel MOSFET are as in Table 2.2.

Table 2.2: Steady-state equations for n-channel MOSFET.

Region	NMOS	
	Current	Voltage
Cutoff	$I_D = 0A$	$V_{GS} \leq V_{Tn}$
Linear/ Triode	$I_D = \frac{\mu_n C_{ox} W}{L} \left(V_{GS} - V_{Tn} - \frac{V_{DS}}{2} \right) (1 + \lambda_n V_{DS}) V_{DS}$	$V_{GS} \geq V_{Tn}, V_{DS} \leq V_{GS} - V_{Tn}$
Saturation	$I_{Dsat} = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{Tn})^2 (1 + \lambda_n V_{DS})$	$V_{GS} \geq V_{Tn}, V_{DS} \geq V_{GS} - V_{Tn}$

The drain current equations for p-channel MOSFET, is derived the same way with n-channel MOSFET. However, the drain voltage is negative with respect to the source and the drain current is also negative. Therefore, the steady-state equations for p-channel MOSFET are as in Table 2.3.

Table 2.3: Steady-state equations for p-channel MOSFET.

Region	PMOS	
	Current	Voltage
Cutoff	$-I_D = 0A$	$V_{SG} \leq -V_{Tp}$
Linear/ Triode	$-I_D = \frac{\mu_p C_{ox} W}{L} \left(V_{SG} - V_{Tp} - \frac{V_{SD}}{2} \right) (1 + \lambda_p V_{SD}) V_{SD}$	$V_{SG} \geq -V_{Tp}, V_{SD} \leq V_{SG} - V_{Tp}$
Saturation	$-I_D = \frac{\mu_p C_{ox} W}{2L} (V_{SG} - V_{Tp})^2 (1 + \lambda_p V_{SD})$	$V_{SG} \geq -V_{Tp}, V_{SD} \geq V_{SG} - V_{Tp}$

The average electron mobility of the channel is represented by μ_n and oxide capacitances are C_{ox} . In this project, MOSFET is simulated using the simplest level

REFERENCES

- Adeniran, Olujide A. and Demosthenous, A. (2005). A 92dB 560MHz 1.5V 0.35 μm CMOS Operational Transconductance Amplifier. Circuit Theory and Design. Proceedings of the European Conference. Volume 3, Page(s): 325-328.
- Allen, P.E. and Holberg, D.G. (2002). CMOS Analog Circuit Design 2nd Ed. New York: Oxford University Press.
- Baker, R.J. (2005). CMOS: Circuit Design, Layout and Simulation 2nd Ed. USA: Wiley-Interscience.
- Baker, Li, H.W. and Boyce, D.E. (1998). CMOS Circuit Design, Layout, and Simulation. IEEE Press Series on Microelectronic Systems: John Wiley & Sons, INC.
- Carsten Bronskowski & Dietmar Schroeder. (2006). An Ultra Low-Noise CMOS Operational Amplifier with Programmable Noise-Power Trade-Off. Proceedings of the 32nd European Solid-State Circuits Conference, 2006, Page(s): 368-371.
- Chennam, M. and Fiez, T.S. (2004). A 0.35 μm CMOS Current-mode T/H with -81dB THD. Proceedings of the 2004 International Symposium on Circuits and Systems. Volume 1, Page(s): I - 1112-15.

- Franz Schlögl & Horst Zimmermann. (2005). 120nm CMOS OPAMP With 690 MHz Ft and 128 dB DC Gain. Proceedings of ESSCIRC, Grenoble, France, Page(s): 251-254.
- G.N. Lu and G. Sou. (1998). 1.3V Single-stage CMOS Opamp. Electronics Letters, Vol. 34 No. 22, Page(s): 2073-2074.
- Hastings, A. (2001). The Art of Analog Layout. New Jersey: Prentice Hall.
- Howe, R.T. and Sodini, C.G. (1997). Microelectronics an Integrated Approach. Prentice Hall. New Jersey.
- Jean-FranGois Delage and Mohamad Sawan. (2001). Lead Compensation to Improve the Stability of A Two Stage Rail-To-Rail CMOS Opamp. The 8th IEEE International Conference on Electronics, Circuits and Systems, 2001, Page(s):561-564.
- Kimmo Lasanen, Elvi Riiisiinen-Ruotsalainen & Juha Kostamovaara. (2000). A 1-V 5 pW CMOS-Opamp with Bulk-Driven Input Transistors. IEEE Midwest Symposium on Circuits and Systems, Page(s): 1038-1041.
- Mitra, S. K. (2006). Digital Signal Processing: A Computer-Based Approach: 3rd Ed. New York: McGraw-Hill.
- Philipp Meier auf der Heide, Carsten Bronskowski, Jakob M. Tomasik & Dietmar Schroeder. (2007). CMOS Operational Amplifier with Constant 68° Phase Margin over its Whole Range of Noise-Power Trade-Off Programmability. 33rd European Solid State Circuits Conference, 2007, Page(s): 452-455.
- Rob Van Dongen and Vincent Rikkink. (1995). A 1.5 V Class AB CMOS Buffer Amplifier For Driving Low-Resistance Loads. IEEE Journal of Solid-State Circuits, Vol. 30, No. 12, Page(s):1333-1338.

Shahrjerdi, D., Hekmatshoar, B., Talaie, M., and Shoaie, O.(2003). A Fast Settling, High DC Gain, Low Power Op Amp Design for High Resolution, High Speed A/D Converters. Microelectronics, Proceedings of the 15th International Conference. Page(s): 207-210

Vadim Ivanov & Shilong Zhang. (2002). 250 MHz CMOS Rail-to-Rail IO OpAmp: Structural Design Approach. ESSCIRC 2002. Page(s): 183-186.



PTTA UTHM
PERPUSTAKAAN TUNKU TUN AMINAH