

**FPGA-BASED IMPLEMENTATION OF ELECTRONIC ABACUS USING
ALTERA DE2 BOARD**

AZMI BIN SIDEK

**A project report submitted in partial
fulfilment of the requirement for the award of the
Degree of Master of Electrical Engineering**

**Faculty of Electrical and Electronic Engineering
Universiti Tun Hussein Onn Malaysia**

JULY 2017

For my beloved mother, my dearest wife and children.



ACKNOWLEDGEMENT

Praise to Allah upon His blessing that granted me the guidance, strength and knowledge to complete this project.

Special appreciation to my supervisor, Assoc. Prof. Dr. Abd. Kadir bin Mahamad for the support and guidance throughout the duration of my study. Not forgetting my fellow colleagues who gave me the friendly environment to work within.

A very warm gratitude to my wife, children and family that gives me their fullest support and understanding throughout the years upon completion of my study. Last but not least, to everyone involved directly or indirectly towards the compilation of this thesis.



PTTA UTHM
PERPUSTAKAAN TUNKU TUN AMINAH

ABSTRACT

The development of electronic abacus is to integrate the use of abacus along with electronic devices which offers better visualisation of the abacus operations. The main focus of this application is to assist the primary school students' in validating a fundamental arithmetic operation by using an abacus. The electronic abacus is developed by integrating an abacus, abacus decoder module and FPGA-based processor. DE2 115 is chosen as the development module and VHDL as main programming language. The arithmetic algorithm developed for the electronic abacus is limited to the computational of whole numbers only. The electronic abacus is operational in two modes, display mode and arithmetic mode. In the display mode, the abacus beads position at column 1 until column 7 is displayed as numerical representation on the LCD screen. A computation of arithmetic operations with less than three operators are available in the arithmetic mode with the capability of displaying the negative numerical and infinite value. The implementation of integrating an abacus with electronic devices will hopefully contribute in the development of more lively and interesting teaching approach by using this ancient apparatus.

ABSTRAK

Penghasilan abakus elektronik yang menggabungkan abakus bersama peranti elektronik dapat menggambarkan operasi aritmetik abakus yang lebih jelas kepada penggunanya. Digunakan sebagai alat bantuan bagi pelajar sekolah di peringkat sekolah rendah dan sebagai pengesah operasi aritmetik bagi abakus. Abakus elektronik dihasilkan dengan menggabungkan abakus, modul pengekodan serta pemproses berasaskan FPGA. DE2 115 dipilih sebagai modul pembangunan dan VHDL sebagai bahasa pengaturcaraan utama. Algoritma aritmetik yang dibangunkan bagi abakus elektronik ini, bagaimanapun terhad kepada pengiraan untuk nombor bulat sahaja. Abakus elektronik beroperasi dalam dua mod, iaitu mod paparan dan mod aritmetik. Pada mod paparan, pengguna dapat melihat perwakilan nombor pada paparan LCD yang mewakili kedudukan manik abakus pada lajur pertama hingga lajur ke 7. Selain itu, pengiraan operasi aritmetik bagi kurang dari tiga pengoperasi boleh dilaksanakan dalam mod aritmetik dengan keupayaan paparan nilai negatif dan infiniti. Integrasi di antara peranti elektronik dengan abakus diharapkan dapat membangunkan penghasilan kaedah pembelajaran menggunakan abakus yang lebih menarik dan bertenaga.

TABLE OF CONTENTS

ACKNOWLEDGEMENT	iv
ABSTRACT	v
ABSTRAK	vi
LIST OF TABLES	x
LIST OF FIGURES	xi
LIST OF SYMBOLS AND ABBREVIATIONS	xiv
LIST OF APPENDICES	xv
CHAPTER 1	1
INTRODUCTION	1
1.1 Introduction	1
1.2 Problem Statement	2
1.3 Objectives	2
1.4 Project Scope	3
1.5 The Organisation of Thesis	3
CHAPTER 2	5
LITERATURE REVIEW	5
2.1 Introduction	5
2.2 Abacus Historical Review	5
2.3 Abacus Architecture	8
2.4 Abacus Arithmetic Operation	9
2.4.1 Addition	10

2.4.2	Subtraction	11
2.4.3	Multiplication	11
2.4.4	Division	13
2.5	Previous Related Works	15
2.6	Summary of Previous Related Works	17
CHAPTER 3		19
METHODOLOGY		19
3.1	Introduction	19
3.2	Project Activities	19
3.3	Hardware Design	20
3.4	Abacus Numerical Display and Arithmetic Algorithm	26
3.5	Experimental Configuration	29
CHAPTER 4		31
DATA ANALYSIS AND RESULTS		31
4.1	Introduction	31
4.2	Bead Sensor Circuitry and DE2 Interface Board Evaluation	31
4.3	Bead Sensor Decoder	35
4.4	Binary to ASCII Conversion	36
4.5	LCD Controller	37
4.6	Arithmetic Algorithm	38
4.6.1	Two Variables Arithmetic Operation	39
4.6.2	Three Variables Arithmetic Operation	40
4.6.2.1	Combinations of Additional Operators	41
4.6.2.2	Combinations of Subtraction Operators	43
4.6.2.3	Combinations of Multiplication Operators	44
4.6.2.4	Combinations of Division Operators	44
4.7	VHDL Evaluations	46

4.8	Complete System Evaluations	48
4.8.1	Display Mode	50
4.8.2	Arithmetic Mode	50
4.8.2.1	Two Variables Mode	51
4.8.2.2	Three Variables Mode	54
CHAPTER 5		64
DISCUSSION AND CONCLUSIONS		64
5.1	Introduction	64
5.2	Discussion	64
5.3	Conclusions	67
5.4	Future Works	68
REFERENCES		69
APPENDIX A		73
APPENDIX B		75
APPENDIX C		77
APPENDIX D		78
APPENDIX E		79
APPENDIX F		103

LIST OF TABLES

2.1	Summary of previous related works	17
4.1	Binary logical levels	32
4.2	Bead position binary representation with respect to numeral value	33
4.3	Experimental result for abacus column 7	33
4.4	Experimental result for abacus column 6	34
4.5	Experimental result for abacus column 5	34
4.6	Experimental result for abacus column 4	34
4.7	Experimental result for abacus column 3	34
4.8	Experimental result for abacus column 2	35
4.9	Experimental result for abacus column 1	35
4.10	Combinational of addition operators	42
4.11	Combinational of subtraction operators	44
4.12	Combinational of multiplication operators	45
4.13	Combinational of division operators	46
4.14	DE2 hardware and pin allocations	49

LIST OF FIGURES

2.1	Salamis Tablet	6
2.2	Replica of Roman Abacus	6
2.3	Chinese abacus (2/5 suan pan)	7
2.4	Japanese abacus (soroban)	8
2.5	The evolution of counting devices	8
2.6	Japanese abacus construction and notations	9
2.7	Japanese abacus beads position and numerical value	9
2.8	Additional Operation	10
2.9	Subtraction Operation	12
2.10	Multiplication Operation	14
2.11	Division Operation	15
3.1	Project flowchart	20
3.2	Abacus model used in hardware design	21
3.3	Abacus modification	21
3.4	DE2 Interface board	22
3.5	Bead sensor board elevation	22
3.6	Multistage board configuration with respect to abacus bead	23
3.7	Proximity sensor grid configuration on bead sensor board	23
3.8	Proximity sensor control circuitry	24
3.9	Configuration of alternate column triggering	25
3.10	Configuration of I ² C interconnection	26
3.11	Flowchart for display and two variables arithmetic mode	27

3.12	Flowchart for three variables arithmetic mode	28
3.13	Experimental setup configuration	30
4.1	Beads position with respective to its resistor value	32
4.2	Simulation output of a single column	36
4.3	Simulation output of binary to ASCII conversion	37
4.4	LCD controller state machine	38
4.5	Simulation of two variables arithmetic	39
4.6	Simulation output of addition combinations	42
4.7	Simulation output of subtraction combinations	43
4.8	Simulation output of multiplication combinations	45
4.9	Simulation output of division combinations	46
4.10	Flow Summary	47
4.11	Power Analyser Summary	48
4.12	Display mode	50
4.13	Addition mode	51
4.14	Subtraction mode	52
4.15	Multiplication mode	53
4.16	Division mode	53
4.17	Division mode of infinite value	54
4.18	Arithmetic function of two (2) additions	56
4.19	Arithmetic function of addition and subtraction	56
4.20	Arithmetic function of addition and multiplication	57
4.21	Arithmetic function of addition and division	57
4.22	Arithmetic function of subtraction and addition	58
4.23	Arithmetic function of two (2) subtractions	58
4.24	Arithmetic function of subtraction and multiplication	59
4.25	Arithmetic function of subtraction and division	59
4.26	Arithmetic function of multiplication and addition	60

4.27	Arithmetic function of multiplication and subtraction	60
4.28	Arithmetic function of two (2) multiplications	61
4.29	Arithmetic function of multiplication and division	61
4.30	Arithmetic function of division and addition	62
4.31	Arithmetic function of division and subtraction	62
4.32	Arithmetic function of division and multiplication	63
4.33	Arithmetic function of two (2) divisions	63
5.1	Row spacer	65
5.2	Sensing error	66



LIST OF SYMBOLS AND ABBREVIATIONS

Ω	-	Resistance
A.D	-	Anno Domini
ASCII	-	American Standard Code for Information Interchange
B.C	-	Before Christ
CMOS	-	Complementary Metal Oxide Semiconductor
DE2	-	Development and Education board version 2
FPGA	-	Field-programmable gate array
GPIO	-	General-purpose input/output
LCD	-	Liquid Crystal Display
I ² C	-	Inter-Integrated Circuit
RTL	-	Register Transfer Level
SDA	-	Serial Data
SCL	-	Serial Clock
TTL	-	Transistor-Transistor Logic
USB	-	Universal Serial Bus
V	-	Volt
VCC	-	Collector Supply Voltage
VDD	-	Drain Supply Voltage
VHDL	-	Very High Speed Integrated Circuit Hardware Description Language

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	Bead sensor design	73
B	DE2 interface design	75
C	Abacus bead decoder source code	77
D	Binary to ASCII decoder source code	78
E	Abacus numerical display and arithmetic functions source code	79
F	Arithmetic algorithm source code	103



CHAPTER 1

INTRODUCTION

1.1 Introduction

Arithmetic operation is a process of adding and subtracting numbers. The advancement of these operation produce multiplication and division operations. The invention of counting apparatus is major step in human civilisation and influenced by continuous development of these mathematical process. Abacus is a counting apparatus which undergo multiple evolutions, is believed to be initiated by the Babylonian, popularise in ancient Chinese and perfected by the Japanese. As automatic counting machine such as calculator become more common these day, the traditional counting machine such as abacus still plays an important role in the development of children intellectual. The uses of abacus in Malaysian early education, proves that this ancient counting machine is far from being forgotten. The fingers manipulation during operating of the abacus, develop a mental calculator for the users thus integrate active process on both side of the brain. Furthermore, the uses of abacus will boost up children mathematical confidence level thus preparing the younger generation to be more confident in facing the future challenges [1] and develop active attitude toward study [2].

1.2 Problem Statement

The practise of traditional abacus as brain stimuli has been acknowledge worldwide and proven to be an effective method in mathematical learning process. Learning a traditional abacus without the presence of a teacher is proven to be a hassle, as it requires different technique for different mathematical operation. This drawback has been acknowledged by the researcher, and the development of computerised module related to abacus usage for the young and old, has filled the gap. The virtual abacus or software based application thus provide better visualisation of operation and technique used, but missing out on the physical experience perspective.

The development of electronic abacus is an approach to validate the mathematical operation conducted by an abacus, without missing the physical experience of using it. It is design as additional apparatus which can be detached while not in use, thus preserving its authenticity. The electronic abacus algorithm can be developed using various programming language. The development of electronic abacus algorithm using VHDL programming language is chosen as its offers better digital design flexibility and synthesizable register transfer level (RTL), which later can be used to develop its specific function of integrated circuit. Furthermore, VHDL programming offers precision simulation for complex algorithm compared to other microprocessor simulations. The development of electronics abacus could promote a better understanding and active learning process in mathematical courses for kindergarten, schools' student as well as adult learners.

1.3 Objectives

Objective of this projects are as follows:

- a) To develop an electronic abacus validator for the use of learning mathematical through arithmetic operation.
- b) To develop a concise apparatus with detachable standard size abacus.
- c) To evaluate the implementation of VHDL programming in DE2 thus validate electronic abacus application.

1.4 Project Scope

There are several scopes for this project as listed below.

- a) The abacus used is a wooden standard size Japanese abacus which is commonly used as educational tools in primary schools.
- b) The arithmetic operations are limited to fundamental operation such as addition, subtraction, multiplication, division and combination of two operators.
- c) The decimal notation for multiplication and division is excluded as the reference of unit rod is varied for these operations.
- d) Arithmetic operations can be conducted with two or three variables with various arithmetic combinations.
- e) Arithmetic processes involved in division operation or combination of division operations, will produced a whole number result without the remainder.
- f) The arithmetic process is limited to only whole numbers operations and capable of displaying numerical representation up until 10^7 (0 to 9999999).

1.5 The Organisation of Thesis

This thesis consists of five chapters:

Chapter 1: This chapter deals with the basic introduction of abacus, problem statement, objectives and project scope.

Chapter 2: This describe the history of abacus, the construction of abacus used, arithmetic operational technique and previously related works associated with this project.

Chapter 3: This chapter discussed the methodological aspect of the project. The planning of the project is demonstrated and the hardware design and configuration is discussed. Moreover, the software development method and implementation is explained.

Chapter 4: This chapter deals with the result and analysis obtained both from the experiment and simulation.

Chapter 5: The final chapter concludes the outcome of the project and few discussions regarding future work or recommendation to further improvement of the future design.



CHAPTER 2

LITERATURE REVIEW

2.1 Introduction

Abacus is a calculating apparatus used to perform various arithmetic calculations. The abacus evolution is influenced by the development of arithmetic operations and the use of various numeral notations. The modern day abacus has gone through various adaptation and developed to comply with the modern numeral notation, which is based upon Arabic numbering system. The development of electronic based abacus is a step forward in utilising this ancient apparatus alongside with an electronic device to promote more interesting and conducive mathematical learning process for the early education.

2.2 Abacus Historical Review

The abacus is generally defined as an ancient calculating tools which used in trade to solve arithmetic problems [3]. The first counting tablet was introduced in Sumer dated somewhere in period of 4000 B.C [4]. Abacus terminology originated from Arabic word of 'abq' which means dust or fine sand, later adapted to Latin word as abacus, which means the sand tray [5]. It reflects the uses of clay or wood tray filled with sands for writing symbol in the early age its usage. It eventually evolved into stone counting boards with parallel grooves and pebbles. Known as 'abax' or 'abakon' to the Greek, which defined as table or tablet. The last surviving of ancient counting board was discovered in Salamis Island on 1846, named the Salamis tablet. Believed to be used during Babylonians circa 300 B.C [5].

The Roman invented the first hand held abacus named calculus which later renamed as calculi, consists of parallel slits representing Roman numerical notations [5] [6]. The idea of dividing each slits into decimal position, give birth to the implementation of such characteristics in Chinese and Japanese abacus. Figure 2.1 and 2.2 illustrate the configurations of Salamis tablet and Roman Abacus.




Figure 2.1: Salamis Tablet [6]




Figure 2.2: Replica of Roman Abacus [6]

In mid-century, the abacus is further evolved by introducing more counting columns and the replacement of pebbles to printed 'jeton'. Each 'jeton' is a representation of seven pebbles. At the end of 12th century, the design further evolved into nine vertical columns, with each 'jeton' representing one to nine digits [6]. The European version of abacus is further developed in 14th century, but the use of abacus

became diminished after the counting with written numbers (arithmetic) gains its popularity.

The invention of Chinese abacus or 'suan-pan' dated back from the period of 1200 A.D [7] [8]. The configuration of Chinese abacus is illustrated in Figure 2.3. The Chinese abacus is built upon a frame construction of wood and metal reinforcement, consists of upper deck and lower deck. Each column represented by a rod, consists of two beads on the upper deck and five beads on the lower deck; such configuration is also known as 2/5 abacus [7] [8]. Each column is representing decimal points according to Arabic numerical notations. This configuration remains unchanged until 1850 where 1/5 abacus with a single bead in upper columns was introduced. Awarded as Fifth Invention of Ancient China, the abacus is able to conduct arithmetic operation such as addition, subtraction, multiplication and division; it also has the ability to perform square roots and cubic roots [9].




Figure 2.3: Chinese abacus (2/5 suan pan)

The wide application of abacus in ancient China, gain its worldwide impact. The invention of Japanese abacus in 16th century is strongly influenced by 1/5 Chinese abacus. The present day soroban, or Japanese abacus consists only one bead on upper deck and four beads on the lower deck. This configuration remains unchanged since 1930. The 1/4 abacus configuration is the most suitable for decimal calculation, thus abandoned hexadecimal calculation applied by the Chinese abacus [10]. Mathematical operation perform by Japanese abacus does not limit the user of using only round numbers but also in decimal points, as well as negative numbers [4]. A modern day Japanese abacus is as depicted in Figure 2.4.




Figure 2.4: Japanese abacus (soroban)

Figure 2.5 illustrate the evolution of counting boards from the earliest of its existence until the present day. The development of counting boards in Western Europe is at a standstill since the introduction of Arabic numbering system [7]. The modern day abacus is constructed based on Japanese abacus as it uses common Arabic numerical system, provide multiple variation of arithmetical operation and much preferred worldwide compared to traditional Chinese abacus.





Figure 2.5: The evolution of counting devices [7]

2.3 Abacus Architecture

This section is dedicated to elaborate the fundamental notation and bead values. The application is focused on the Japanese abacus as it is the main instrument used in this project. Japanese abacus is constructed with a slider rod that hold five beads in each column. A horizontal separator divides a single bead on the upper deck which represent five points and four beads on the lower deck representing a single point for each beads. The four notations specified by a dot on the horizontal separator, indicated the thousandth, unit, thousands and millions decimal locations. The illustration in Figure 2.6 displays the common Japanese abacus constructions and its notations.

Each columns configuration represents decimal numeral value, ranges from 0 to 9 according to its decimal position. Figure 2.7 shows the beads configuration with respect to equivalent decimal numbers. Calculations of round number shall begin at the second dot from the right. The initial value of 0 is achieved when no beads is touching the bar and value of beads are counted otherwise. The addition of value 5 and 1's concludes the possibilities of achieving numeral representation of 0 to 9. These principles are applied for all the columns, providing various possibilities of numeral representation.



This soroban reads 'zero'

Figure 2.6: Japanese abacus construction and notations




Figure 2.7: Japanese abacus beads position and numerical value

2.4 Abacus Arithmetic Operation

Abacus is able to emulate multiple arithmetic operations, the imminent discussion covers the fundamental arithmetic operations such as addition, subtraction, multiplication and division. The abacus does not compute the arithmetic functions like

calculator, but providing the process of achieving the same goal as a counting machine. Each arithmetic operation requires different technique and will be discussed further.

The important rules of arithmetic operation using abacus is, to begin the process from left bead rods to the right and the use of complementary numbers of 5's or 10's. Each technique of complementary numbers is grouped into its total sum such as combination of 4 and 1 or 3 and 2 for complementary number of 5's. The rules is also applied for complementary of 10's which group into five possible combinations.

2.4.1 Addition

The following procedure perform an addition operation of $45.7 + 4.5$. The method of complementary numbers is demonstrated.




Figure 2.8: Additional Operation

REFERENCES

1. Mahpop, H. and Sivasubramaniam, P. Addition of Whole Numbers with Regrouping using the “Soroban”. *Procedia Social and Behavioral Sciences*. 2010. 8: 50–56.
2. Berg, T. (2016). *Typoscriptics*. Retrieved on November 1, 2016, from <http://www.typoscriptics.de/old/soroban/resources/league-manual.pdf>
3. Frieman, S. R. *Abacus*. USA Patent US 2007/0166673 A1. 2007.
4. Cusick, J. (2015). *The Japanese Soroban: A Brief History and Comments on its Educational Role*. Retrieved on November 1, 2016, from <https://www.researchgate.net>
5. Heffelfinger, T. and Flom, G. (2004). *Abacus: Mystery of the Bead*. Retrieved on November 11, 2016, from <http://webhome.idirect.com/~totton/abacus/>
6. Dobryshina, E. V., Drogin, A. V., Rimsky, D. S. and Sheypak, S. A. (2006). *Russian Stchoty in Historical Sources*. Retrieved on December 4, 2016, from <http://schoty.3neko.ru/main.html>
7. Fernandes, L. (2015). *The Abacus: A Brief History*. Retrieved on December 4, 2016, from <http://www.ee.ryerson.ca:8080/~elf/abacus/history.html>
8. Collazo, F. J. (2005). *A Brief History of the Abacus*. Retrieved on December 4, 2016, from <http://www.fjcollazo.com/documents/AbacusHist.htm>
9. Eastaugh, B. and Sternal-Johnson, C. (2016). *Education in Japan Community Blog*. Retrieved on December 1, 2016, from <https://educationinjapan.wordpress.com/of-methods-philosophies/saluting-the-soroban-j-abacus/the-invention-of-the-abacus-or-soroban/>
10. Markarian, K. (2016). *Japan Society of the UK*. Retrieved on November 1, 2016, from http://www.japansociety.org.uk/wp-content/uploads/2015/01/soroban_1.pdf
11. Schott, A. F. *Abacus*. USA Patent 3,151,404. 1964.

12. KLN KLEIN Product Development Inc. *KLN KLEIN Product Development Inc. - Electronic Abacus*. Retrieved on December 7, 2016, from <http://www.klnklein.com/proj71.html>
13. Hiromori, J. *Combined Electronic Calculator and Abacus with Deflective Guide Bars*. Japan Patent 5,134,692. 1989.
14. Basheer, A. and Mohamed, N. *Indian abacus - digital*. India Patent WO2013121432 A1. 2012.
15. RetroCalculators. *Hybrid-Sorokaru, Digicus-Sorocal Soroban Abacus and Digital Calculator*. Retrieved on November 15, 2016 from <http://retrocalculators.com/digicus.htm>
16. Baharudin, S., Rias, R. M. and Ahmad, M. F. Designing an Interactive Abacus Learning Application for Beginners: A Prototype. *International Conference on User Science Engineering (i-USEr)*. 2010.
17. Long, S. N., Belt, C. D., Golightly, C., Lisonbee, J., Oaks, G. and Nelson, M. H. *Computer-based Abacus Training*. USA Patent 8,672,683 B2. 2014.
18. Barker, A. Designing Accessible Software for the Electronic Abacus. *16th International Workshop on Database and Expert Systems Applications*. 2005.
19. Robian, M. S. *Development of Electronic Abacus*. Degree Thesis. Universiti Tun Hussein Onn Malaysia; 2015.
20. Mahamad, A. K., Robian, M. S. and Saon, S. Development of E-Abacus. *ARPN Journal of Engineering and Applied Sciences*. 2015. 10(19): 8516 - 8519.
21. OSRAM Opto Semiconductor. *Reflective Interrupter SFH 9206*. OSRAM Opto Semiconductors GmbH. 2012.
22. Larson, S. (2013). Character LCD Module Controller (VHDL). Retrieved on March 26, 2017, from [https://eewiki.net/pages/viewpage.action?pageId=4096079#CharacterLCDModuleController\(VHDL\)](https://eewiki.net/pages/viewpage.action?pageId=4096079#CharacterLCDModuleController(VHDL))
23. Bernazzani, D. (2005). *The Soroban / Abacus Handbook*. Retrieved on March 26, 2017, from http://sliderulemuseum.com/Abaci/THE_ABACUS_HANDBOOK.pdf.
24. Kementerian Pelajaran Malaysia. *Modul Abakus dan Aritmetik Mental, Edisi Ke Tiga*. Bahagian Pembangunan Kurikulum. 2012.

25. Kuang, W. (2016). A Case Study: using LCD Module on DE2 Board. Retrieved on November 1, 2016, from http://faculty.utpa.edu/kuangw/courses/ELEE4303/ch8_part3.pdf
26. Kojima, T. *Advanced Abacus Japanese Theory and Practice*. Tuttle Publishing. 2012.
27. Daware, M. H. and Patil, A. S. Implementation of I²C Bus Protocol on FPGA. *International Journal of Current Engineering and Scientific Research (IJCESR)*. 2015 2(8).
28. Sunku, S. and Mutyala, L. L. Design of I²C BUS Controller using VHDL. *International Journal of Emerging Engineering Research and Technology*. 2015 3(8):125-129.
29. Tanjila, S., Swapnil, K. and Sarla, P. Implementing an I²C Bus on FPGA. *International Journal of Multidisciplinary Research and Development*. 2015 2(4): 283-285.
30. Hwang, E. (2008). *Implementing an I²C Master Bus Controller in a FPGA*. Retrieved on March 11, 2017, from <http://faculty.lasierra.edu/~ehwang/digitaldesign/public/projects/DE2/I2C/I2C.pdf>.
31. Venkatesh, V., Dayanand D. and Padhy, S. K. C. VHDL implementation for design of an I²C Interface for Temperature Sensor and an EEPROM Memory. *International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)*. 2015 4(4): 1571-1575.
32. Sahu, A., Mishra, R. S. and Gour, P. An Implementation of I²C using VHDL for DATA surveillance. *International Journal on Computer Science and Engineering (IJCSE)*. 2011 3(5): 1857-1865.
33. Hathwalia, S. and Sankhyan, S. C. A Novel Approach for Displaying Data on LCD Using FPGA. *International Journal of Technical Research and Applications*. 2013 1(4): 48-51.
34. Brown, S. and Rose, J. (2002). *Architecture of FPGAs and CPLDs: A Tutorial*. Retrieved on March 11, 2017, from <https://www.researchgate.net>
35. Mui, E. N. *FPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM)*. Retrieved on March 21, 2017, from http://www.xess.com/static/media/projects/LCD_HD44780.pdf

36. Ashenden, P. J. and Lewis, J. *The Designer's Guide to VHDL. Third Edition.* Morgan Kaufmann. 2008.
37. Short, K. L. *VHDL for Engineers.* Pearson Education. 2009.
38. O'Brien, G. (2016). *Hardware Description Language.* Retrieved on March 21, 2017, from http://www.digital-circuitry.com/MyLAB_VHDL.htm

