# DESIGNING MEMORY CELLS WITH A NOVEL APPROACHES BASED ON A NEW MULTIPLEXER IN QCA TECHNOLOGY

# ALI HUSSIEN MAJEED

A thesis submitted in fulfillment of the requirement for the award of the Doctor of Philosophy in Electrical Engineering

> Faculty of Electrical and Electronic Engineering Universiti Tun Hussein Onn Malaysia

> > JUNE 2022

### ACKNOWLEDGEMENT

First of all, I would like to thank God for all the blessings I have received. Many thanks to my father, who was the main supporter for me in completing my study, and who died shortly before the completion of this thesis. Sincere thanks and praise to my family who supported me and stood by me during my studies.

Thanks and gratitude to my supervisor Dr. Mohd Shamian Bin Zainal and Cosupervisor Dr. Danial Bin Md Nor for valuable observations and guidance. The thesis would not have reached what it is now without them.

Also, I would like to introduce a special thanks to Asst. Prof Dr. Esam Al-Kalidy, who was kind enough to provide me with information and was an inspiration to me at all times.

### ABSTRACT

Transistor-based CMOS technology has many drawbacks such that it cannot continue to follow the scaling of Moore's law in the near future. These drawbacks lead researchers to think about alternatives. Quantum-dot Cellular Automata (QCA) is a nanotechnology that has unique features in terms of size and power consumption. QCA has the ability to represent binary numbers by electrons configuration. The memory circuit is a very important part of the digital system. In QCA technology, there are many approaches presented to accomplish memory cells in both RAM and CAM types. CAM is a type of memory used in high-speed applications. In this thesis, novel approaches to design memory cells are proposed. The proposed approaches are based on a 2:1 multiplexer. Using the proposed approach of RAM cell, a singular form of RAM cell (SFRAMC) is accomplished. In QCA technology, researchers strive to design electronic circuits with an emphasis on minimizing important metrics such as cell count, area, delay, cost and power consumption. The SFRAMC demonstrated significant improvements, with a reduction cell count, occupied area and power consumption by 25%, 24% and 36%. In terms of implementation cost, the SFRAMC saves 43% of the cost when compared to the previous best design. On the other hand, by using the proposed approach of CAM cell, two different structures of the QCA-CAM cell have been introduced. The first proposed CAM cell (FPCAMC) gives improvements in terms of cell count, and delay by 15% and 17% respectively. The second proposed CAM cell (SPCAMC) gives improvements in terms of cell count, and delay by 6% and 17% respectively. In terms of total power consumption, both FPCAMC and SPCAMC have an improvement of about 53% over the best-reported design. The above features of the proposed memory cells (RAM and CAM) could pave the road for designing energy-efficient and cost-efficient memory circuits in the future.



## ABSTRAK

Teknologi CMOS berasaskan transistor mempunyai banyak kelemahan yang tidak boleh terus mengikut skala undang-undang Moore dalam masa terdekat. Kelemahan ini menyebabkan penyelidik berfikir tentang alternatif lain. Quantum-dot Cellular Automata (QCA) ialah nanoteknologi yang mempunyai ciri unik dari segi saiz dan penggunaan kuasa. QCA mempunyai keupayaan untuk mewakili nombor binari dengan konfigurasi elektron. Litar memori adalah bahagian yang sangat penting dalam sistem digital. Dalam teknologi QCA, terdapat banyak pendekatan yang dibentangkan untuk mencapai sel memori dalam kedua-dua jenis RAM dan CAM. CAM ialah sejenis memori yang digunakan dalam aplikasi berkelajuan tinggi. Dalam tesis ini, pendekatan baru untuk mereka bentuk sel memori telah dicadangkan. Pendekatan yang dicadangkan adalah berdasarkan pemultipleks 2: 1. Menggunakan pendekatan sel RAM yang dicadangkan, bentuk sel tunggal RAM (SFRAMC) dicapai. Dalam teknologi QCA, penyelidik berusaha untuk mereka bentuk litar elektronik dengan penekanan pada meminimumkan metrik penting seperti kiraan sel, luas, kelewatan, kos dan penggunaan kuasa. SFRAMC menunjukkan peningkatan yang ketara, dengan pengurangan dalam bilangan sel, luas kawasan yang digunakan dan penggunaan kuasa masing-masing sebanyak 25%, 24% dan 36%. Dari segi kos pelaksanaan, SFRAMC menjimatkan 43% kos jika dibandingkan dengan reka bentuk terbaik sebelum ini. Cadangan menggunakan pendekatan sel CAM, dengan dua struktur sel QCA-CAM yang berbeza telah diperkenalkan. Cadangan sel CAM pertama (FPCAMC) memberikan peningkatan dari segi kiraan sel, dan kelewatan 15% dan 17%, masingmasing. Cadangan sel CAM kedua (SPCAMC) memberikan peningkatan dari segi kiraan sel, dan kelewatan 6% dan 17%, masing-masing. Sementara itu dari segi jumlah penggunaan kuasa, kedua-dua FCAMC dan SCAMC mempunyai peningkatan kirakira 53% berbanding reka bentuk terbaik yang dilaporkan. Ciri-ciri di atas bagi sel memori yang dicadangkan (RAM dan CAM) boleh membuka jalan untuk mereka bentuk litar ingatan yang lebih cekap tenaga dan kos efektif pada masa hadapan.



# CONTENTS

	TITL	E	i	
	DECI	ARATION	ii	
	ACKN	ACKNOWLEDGEMENT		
	ABST	RACT	iv	
	ABST	v		
	CONTENTS			
	LIST OF TABLES			
	LIST	OF FIGURES	ix	
	LIST	OF SYMBOLS AND ABBREVIATIONS	xiv	
	LIST	OF APPENDICES	xvi	
<b>CHAPTER 1</b>	INTR	ODUCTION	1	
	1.1	Background	1	
	1.2	Motivation	2	
	1.3	Objectives	2	
	1.4	Contributions	3	
	1.5	Scope	3	
CHAPTER 2	PREL	IMINARIES AND RELATED WORK	4	
	2.1	Introduction	4	
	2.2	Technology Background	4	
	2.3	Modelling	14	
	2.4	QCA Fabrication Technique	19	
	2.5	Technology Challenges	21	
	2.6	Multiplexer in QCA Technology	22	
	2.7	RAM Memory	27	
	2.8	CAM Memory	39	
	2.9	Summary	44	
CHAPTER 3	RESE	ARCH METHODOLOGY	47	

vi

		3.1 Int	roduction	47	
		3.2 R	eferences Taxonomy	47	
		3.3 Pi	roposed Methodology and Simulation Parameters	49	
	CHAPTER 4	PROF	POSED STRUCTURE OF 2:1 MULTIPLEXER	55	
		4.1	Introduction	55	
		4.2	Proposed Multiplexer Block	55	
		4.3	Circuit Operation and Simulation Result	58	
		4.4	Results Comparison	59	
		4.5	Power Consumption Analysis	64	
		4.6	Conclusion	70	
	CHAPTER 5	PROF	POSED STRUCTURE OF RAM CELL	71	
		5.1	Introduction	71	
		5.2	Proposed RAM Cell Approach	71	
		5.3	Circuit Operation and Simulation Result	72	
		5.4	Power Dissipation Analysis	74	
		5.5	Results Comparison	77	
		5.6	Conclusion	83	
	CHAPTER 6	PROF	POSED STRUCTURES OF CAM CELL	84	
		6.1	Introduction	84	
		6.2	Proposed CAM Cell Approach	84	
		6.3	Circuit Operation and Simulation Result	86	
		6.4	Power Consumption Analysis	89	
		6.5	Results Comparison	95	
		6.6	Conclusion	101	
	CHAPTER 7	CON	CLUSION AND FUTURE WORK	102	
		7.1	Introduction	102	
		7.2	Conclusion	102	
		7.3	Future Work	104	
		REFE	CRENCES	105	
		APPE	NDICES	112	

vii

# LIST OF TABLES

2.1	3-input majority gate functionality table	12
2.2	Specifications of Previous 2:1 multiplexer Designs	44
2.3	Specifications of Previous RAM cell Designs	45
2.4	Specifications of Previous CAM cell Designs	45
3.1	The considered values for the parameters in QCADesigner	54
4.1	The validation of USMUX	58
4.2	Comparison results of the USMUX	64
5.1	Functionality table of the SFRAMC	73
5.2	Comparison results of RAM cell	78
6.1	Memory part operation of the CAM cell	88
6.2	Matching part operation of the CAM cell	88
6.3	CAM cell comparison	96



# LIST OF FIGURES

2.1	QCA cells (a) Functional outline, (b) types, (c) wires	5
2.2	Unpolarised QCA cell	6
2.3	Clock signal proposed by (a) Landauer [16] and (b) Bennett [17]	8
2.4	wire crossing (a) Coplanar; (b) multi-layer	9
2.5	Logical wire crossing	10
2.6	QCA majority gate (a) ordinary majority gate (b) rotated majority gate (c) symbol	11
2.7	QCA inverter blocks (a) corner approach (b) robust (c) rotated	12
2.8	Design flow of QCAPro tool	18
2.9	QCA implementation techniques under microscope [51] (a)	21
	metal (b) molecular (c) semiconductor (d) magnetic	21
2.10	Schematic diagram of 2:1 MUX	22
2.11	The 2:1 multiplexer introduced in [71] (a) block diagram (b)	23
2.12 E	The 2:1 multiplexer given in [72] (a) schematic diagram (b)	23
	QCA form	
2.13	The QCA-layout of 2:1 multiplexer introduced (a) in [73] and (b) in [74]	24
2.14	The 2:1 MUX proposed in [75] (a) schematic approach (b) OCA-form	25
	The multiplexer design given in [76] (a) block diagram (b)	
2.15	QCA form	25
2.16	The QCA-form of 2:1 multiplexer given (a) in [79] and (b) in [78]	26

ix

2.17	The architectures of 2:1 multiplexer introduced (a) in [80] and (b) in [81]	26
2.18	RAM cell with S/R ability introduced in [8] (a) Schematic	29
2 10	(b) QCA Majority based PAM cell presented in [27]	20
2.19	Majority based RAM cell presented in [27]	29
2.20	RAM cell proposed in [39] (a) block diagram and (b) QCA- layout	30
2.21	RAM cell structure presented in [75] (a) block diagram (b) QCA layout	31
2.22	The QCA layout of RAM cell proposed in [76]	32
2.23	RAM cell structure proposed in [86] (a) diagram (b) QCA-	33
	Iorm	
2.24	RAM cell introduced in [87] (a) logic diagram (b) QCA- layout	34
2.25	Multilayer RAM cells presented in [88] (a) without S/R (b) with S/R	34 A A A
2.26	RAM cells presented in [89] (a) schematic diagram (b)	35
	QCA-form	
2.27	RAM cells presented in [90] (a) block diagram (b) QCA architecture	36
2.28	RAM cell introduced in [78] (a) Schematic diagram (b) QCA layout	37
2.29	The QCA layout of RAM cell presented in [91]	38
	RAM cell introduced in [92] (a) block diagram (b) QCA	
2.30	form	38
2.31	CAM cell (a) block diagram, (b) internal organization [9]	40
2.32	CAM cell structure proposed in [9]	41
0.00	Previous structures of 5-input majority gate based CAM cell	4.1
2.33	(a) presented in [9] (b) presented in [10]	41
2.34	QCA-CAM cell layout proposed in [41]	42
2.35	The CAM cell proposed by C. S Park and J. C Jeon [93] (a)	43
-	block diagram (b) QCA-form	
3.1	Research taxonomy for finding the gap	48

3.2	The research methodology proposed in this work	52
3.3	Clock signal in details	53
4.1	Proposed structure of 2:1 Multiplexer	56
4.2	Sequence details to analyse the proposed gate (a) case 1 (b) case 2	57
4.3	The Polarization level of the output USMUX over temperature	58
4.4	The output waveform of the proposed 2:1 MUX	59
4.5	Average of leakage energy dissipation in (mev) for USMUX in 3 levels	61
4.6	Average of switching energy dissipation in (mev) for USMUX in 3 levels	62
4.7	Total energy consumption in (mev) for USMUX in 3 levels	62
	The power dissipation maps for the USMUX with the level	
4.8	0.5Ek (b) 1 Ek and (c)1.5 Ek of tunnelling energy at 2-	63
	Kelvin temperature	
4.9	Implementation cost for USMUX in comparison with counterparts	65
4.10	Average of leakage energy dissipation for the USMUX at three levels in comparison with counterparts	67
4.11	Average of switching energy dissipation for the USMUX at three levels in comparison with counterparts	68
4.12	Total energy consumption for the USMUX at three levels in comparison with counterparts	69
5.1	SPRAMC (a) block diagram (b) QCA layout	72
5.2	The Polarisation level of the SFRAMC output over temperature	73
5.3	The input/output waveforms of the SFRAMC	74
5.4	Average of leakage energy dissipation in (mev) for SFRAMC in 3 levels	75
5.5	Average of switching energy dissipation in (mev) for SFRAMC in 3 levels	75
5.6	Total energy consumption in (mev) for SFRAMC in 3 levels	75

	The power dissipation maps for the SFRAMC with the level	
5.7	(a) 0.5Ek (b) 1 Ek and (c)1.5 Ek of tunnelling energy at 2-	76
	Kelvin temperature	
5.8	Implementation cost for SFRAM cell in comparison with	78
	counterparts	78
5.0	Average of leakage energy dissipation of SFRAMC at three	80
5.9	levels in comparison with counterparts	80
5 10	Average of switching energy dissipation of SFRAMC at	<b>Q</b> 1
5.10	three levels in comparison with counterparts	01
5 11	Total energy consumption of SFRAMC at three levels in	87
5.11	comparison with counterparts	02
6.1	The proposed approach of CAM cell	85
67	Proposed QCA-layout of a CAM cell (a) FPCAMC (b)	86
0.2	SPCAMC	00
<i>c</i> 2	The Polarisation level of the proposed CAM cell over	88 NIAH
0.5	temperature	00
6.4	Output waveforms of the proposed CAM cell	88
65	Average of leakage energy dissipation in (mev) in 3 levels	90
0.5	for (a) FPCAMC and (b) SPCAMC	)0
6.6	Average of switching energy dissipation in (mev) in 3 levels	01
0.0	for (a) FPCAMC and (b) SPCAMC	71
67DE	Total energy dissipation in (mev) in 3 levels for (a)	07
0.7	FPCAMC and (b) SPCAMC	72
	The power dissipation maps for the FPCAMC with the level	
6.8	0.5Ek (b) 1 Ek and (c)1.5 Ek of tunnelling energy at 2-	93
	Kelvin temperature	
	The power dissipation maps for the SPCAMC with the level	
6.9	0.5Ek (b) 1 Ek and (c)1.5 Ek of tunnelling energy at 2-	94
	Kelvin temperature	
6 10	Implementation cost for FPCAMC and SPCAMC in	06
0.10	comparison with counterparts	70
6.11	Average of leakage energy dissipation for the FPCAMC and	98
	SPCAMC at three levels in comparison with counterparts	70

	Average of switching energy dissipation for the FPCAMC							
6.12	and SPCAMC at three levels in comparison with	99						
	counterparts							
6.13	Total energy consumption for the FPCAMC and SPCAMC							
	at three levels in comparison with counterparts							

# LIST OF SYMBOLS AND ABBREVIATIONS

CAM	-	Content Addressable Memory
CLB	_	Configurable Logic Block
CLF	_	Cells and Layout Factor
CMOS	_	Complementary Metal Oxide Semiconductor
CNT	_	Carbon Nanotube
DRAM	_	Dynamic RAM
Eclock	_	Clock signal Energy
Ei	_	Energy of the input cell
Ei,j	_	kink energy between the two cells i and j
$E_k$	-	Kink Energy
Enet	-	Net Energy
Eo	-	Output cell Energy
FET	-	Field-Effect Transistor
FPCAMC		First Proposed CAM Cell
FPGAs	۶۱ ک	Field Programmable Gate Arrays
GaAs	_	Gallium Arsenide
ħ	_	Planck's Constant
Hi	_	Hamiltonian
KB	_	Boltzmann's constant
mev	_	Mille electron volt
MQCA	_	Molecular Quantum Cellular Automata
MUX	_	Multiplexer
Pi	_	polarisation of cell i
Pj	_	polarisation of cell j
PTM	_	Probabilistic Transfer Matrices
QCA	_	Quantum-dot Cellular Automata
Q-BART	_	Quantum Based Architecture Rules Tool



QCA-LG	_	QCA Layout Generator
RAM	_	Random Access Memory
RTD	_	Resonant Tunnelling Diodes
SCQCA	_	Split Current Quantum-dot Cellular Automata
SET	_	Single Electron Transistor
SFRAMC	_	Singular Form RAM Cell
SPCAMC	_	Second Proposed CAM Cell
SRAM	_	Static RAM
TCAM	_	Ternary CAM
Tr	_	Trace Operation
USMUX	_	Unique Structure of a 2:1 Multiplexer
VLSI	_	Very Large-Scale Integration
XOR	_	Exclusive OR gate
γ	_	Energy of electron tunnelling inside the cell
Г	_	Energy environment of the cell
λ	_	Coherence vector
$\lambda_{ss}$	-	Steady-state coherence vector
Р	-	Density matrix
$\sigma x$ , $\sigma y$ and $\sigma z$	-	Pauli spin matrices
τ	-	The time of relaxation



# LIST OF APPENDICES

APPENDIX	TITLE	PAGE
А	List of Publications	112
В	VITA	113

# **CHAPTER 1**

# **INTRODUCTION**

### 1.1 Introduction

The current century trend is information, so information storage became an essential issue. High speed, low power consumption and efficient data storing circuits are among the major challenges in information technology.

Transistor-based CMOS technology has many drawbacks such as power consumption and soon cannot continue to follow Moore's law and system scaling on a chip. These drawbacks lead the researchers to think about alternative technologies. Emerging nanotechnology can overcome the scaling limitation in the current CMOS technology; some of these techniques are Single Electron Transistor (SET), Resonant Tunnelling Diodes (RTD), Carbon Nanotube (CNT) and Quantum-dot Cellular Automata (QCA). Among these evolving nanotechnologies, QCA uses the new paradigm for computation and it is promising in terms of power consumption [1, 2]. The device density in QCA is about 10<sup>12</sup> devices/cm<sup>2</sup> and the speed operating in THz [3]. QCA is capable of implementing logical functionality by controlling the position of electrons.

The unique features of QCA technology in terms of power consumption, size and speed have made it the focus of researchers, especially those interested in digital circuits. improving the memory circuit is an important issue as the core of the digital world. So, the main contribution of this thesis is to design optimal QCA-architectures of memory cells by suggesting new design approaches.



### **1.2 Motivation**

Although the era IC technology created by CMOS in the VLSI domain with an optimised form of digital circuits, it has some limitations to continue integrating with nanoscale devices such as expensive lithography, short channel effects, doping fluctuation, and power dissipation [4]. The researchers were looking for a new nanotechnology to be a good solution to replace CMOS technology.

QCA technology uses a new physical phenomenon where it replaces the voltage level for digital representation with the cell configuration [5]. The main building blocks in the QCA circuit are majority gate and inverter, where the majority gate can configure AND/OR gates. In this case, the circuit can be constructed with only majority and inverter blocks by following Boolean functions. Adopting the classical logical designs used for CMOS to the QCA technology produces non-optimal circuits, especially in memory design [6-10].

QCA has inherent capabilities where logic circuits can be designed using the intercellular effects without following any Boolean functions [11]. This feature was recently discovered and there are several attempts to build logic gates using it. Since this feature is of importance in improving the QCA circuits in terms of area, number of cells, dissipated power and latency, so it gave us the impetus to build memory cells in this thesis. The current memory cells in the QCA literature are presented in different approaches aiming to minimise the power, area, complexity and cost. In this work, these methods will be studied and compared to determine a starting point that ends with the design of different structures of memory cells.



- 1- To design a low-complexity 2:1 multiplexer based on the intercellular effects as inherent capability of QCA technology.
- 2- To find out a new designing approaches of QCA-RAM cell and QCA-CAM cell based on the proposed multiplexer.
- 3- To construct QCA forms of memory cells based on the proposed multiplexer and using the proposed approaches.

#### 1.4 **Contributions**

This thesis provides an overview of digital representation using QCA technology. QCA technology is one of the candidate technologies to be an alternative to CMOS technology. QCA has many features that cannot be found in other technology in that it does not require any power source except the clock circuit that performs the synchronisation and determines the direction of data flow. The main gate in QCA circuits is majority gate where it used to perform AND and OR gates. Any Boolean equation can be represented in QCA technology with only majority gate and inverter. In addition to what has been mentioned, QCA technology has inherent properties so that it is possible to design QCA circuits without need to follow Boolean equations. This feature has not been sufficiently exploited, so researchers are still exploring several logic gates that save area, delay, and cost. In this thesis and after focusing on AMINAT this feature, the main contributions are described in the following:

- 1- A new QCA-structure of the 2:1 multiplexer (USMUX).
- 2- A novel approach for designing RAM cell.
- 3- A new QCA structure of RAM cell based on the proposed approach and utilising the USMUX.
- 4- A novel approach for designing CAM cell.
- 5- Two different structures of QCA-CAM cell follow the proposed approach and utilising the USMUX.

#### Scope 1.5

In this thesis, the circuit's simulation will be the method to design the proposed circuits because it is challenging to implement QCA circuits until now. The simulation result is currently limited by the clock scheme supported by the designer software. In this work, the QCADesigner tool [12] used as a simulation software to show the operational behaviour of the circuits and the input-output graphs. This tool is built based on the coherence and bi-stable mathematical models. Furthermore, another application called QCAPro is used in this thesis to calculate the energy consumption.

## **CHAPTER 2**

## PRELIMINARIES AND RELATED WORK

### 2.1 Introduction

In recent years, the researchers paid attention to the emerging nanotechnology to bypass the CMOS limitations. Quantum-dot Cellular Automata is a transistor-less technology can represent binary numbers in new paradigm where it did not required flow of current. This chapter begins with a background of QCA technology before moving on to modelling. The concept of QCA is quite simple, the basic unit can be modelled as a bistable system that is controlled by a clock signal. Different methods have been introduced to physically demonstrate this concept but it is still under development as will summarised in this chapter. Like other techniques, there are different challenges in QCA technology under investigation which will also be highlighted. Finally, related work will be reviewed in the last three sections.



QCA was invented in 1993 by Lent et al. [13]. The main element in QCA is a square cell containing four dots and two electrons. The Coulomb interaction forces electrons to occupy the dots in antipodal sides. For binary computation, CMOS uses voltage levels whereas QCA uses the location of electrons inside the cell. Cell polarisation represents logic "0" or logic "1", where each cell will have the opportunity to have two different polarisations, depending on the location of electrons. Switching states are carried out by allowing the particles to tunnel between the dots mechanically. The



tunnel junction is illustrated in Figure 2.1 (a). The two types of QCA cells are shown in Figure 2.1 (b). Due to the Coulomb interaction, the information will exchange with the adjacent cells. The input cell will drive the neighbouring cell to be in the same polarisation. So, it forces the input cell to a specific polarisation that is only required. If many cells are put beside each other, a QCA binary wire will be constructed. Figure 2.1 (c) shows the propagate information of neighbouring cells across a wire [14].



Figure 2.1: QCA cells (a) Functional outline, (b) types, (c) wires

To find out the polarisation of a cell, the dots are numbered starting from the upper dot on the right side and in a clockwise direction, as shown in the Figure 2.2. A cell's polarisation is determined by equation 2.1.



Figure 2.2: Unpolarised QCA cell

$$P = \frac{(\mathcal{P}_1 + \mathcal{P}_3) - (\mathcal{P}_2 + \mathcal{P}_4)}{\mathcal{P}_1 + \mathcal{P}_2 + \mathcal{P}_3 + \mathcal{P}_4}$$
(2:1)

where,  $\mathcal{P}$  represents the presence of the electron inside a dot i, i=1 if the dot has an electron and 0 if the dot is empty. So that if dots 1 and 3 have electrons, the polarisation of the cell (P) equals +1 otherwise if dots 2 and 4 have electrons, then P equals -1.

# 2.2.1 Clocking



Data is controlled by the clock signal and represented by the polarisation of cells [15]. The clock signal is commonly generated by CMOS wires buried under the QCA circuitry [3]. Thus, many reasons make clocking very essential to apply in QCA circuits:

(a) Control the flow of information: The flow of information from the input to the output cell can be controlled by a clock signal in QCA because there is no current flow in this Nano-technique.

(b) It constrains the circuit to remain in the quantum mechanical ground state, an essential condition to accomplish QCA duly working.

(c) Timing control: For controlling the timing of the QCA circuits, the clock signal should be used as it is the only tool to do this, in addition to ensuring quick switching and quick relaxation, as the clocked cells relax faster than non-clocked.

(d) It creates pipelines if utilised multiple clock signals: To prevent the KINK state which happens when a huge number of cells are switched together. May stumble into the minimum local energy and cannot reach the ground state. The QCA circuit is split up into multiple specific zones clocked with multiple clock signals. This handles the issue of the KINK state and gives pipelining for QCA systems.

(e) To revive the lost signal energy to the environment: for one clock cycle, the net energy in the QCA system could be expressed as equation 2.2.

$$\boldsymbol{E_{net}} = \boldsymbol{E_i} + \boldsymbol{E_{clock}} - \boldsymbol{E_{diss}} - \boldsymbol{E_o} \tag{2.2}$$

where  $E_{net}$  is the net energy change,  $E_i$  is the energy of the driver (input cell),  $E_o$  is the consumed energy by the output cell,  $E_{diss}$  is the dissipated energy along the signal path. So,  $E_{clock}$  is essential to compensate for the energy loss in the path to ensure a net energy change of zero.





the present input and after that raising the barrier. If transitions occur sequentially, the system will remain near the ground state [14].



Figure 2.3: Clock signal proposed by (a) Landauer [16] and (b) Bennett [17]

## 2.2.2 Wire crossing

The problem of component interconnection or wire crossing in QCA technology must be solved to go ahead to be a suitable replacement for the current IC in fabrication. There are three strategies were proposed up to now to handle wire crossing in QCA, which are:

(a) Coplanar crossing: This strategy is accomplished using two types of QCA cells;
these two types of wires are perpendicular to each other. One of these wires has cells in the rotating form, and the other wire uses non-rotating or direct cells. Thus, they can work independently and cross in the same layer, as illustrated in Figure 2.4 (a). However, this type of crossing can be easily affected by manufacturing defects, which is the biggest drawback. Therefore, if any cell deviates (misaligned) from its position, it will result in a cross-coupling between the operations of two wires. To increase the robustness of this type of wire crossing, many research has been done such as in [18, 19] but most of them lead to a significant increase in overhead.

(b) Multi-layer wire crossing: This strategy needs to implement multiple active QCA layers on top of each other, making it difficult for implementation. The crossing will be done in this method in another layer, as shown in Figure 2.4 (b). The same cell types can be used as long as the vertical distance between wires is sufficient to prevent signals from leaking from one layer to another, and there is a way to create cells stacked between layers.



Figure 2.4: wire crossing (a) Coplanar; (b) multi-layer

### REFERENCES

- [1] R. Jayalakshmi and R. Amutha, "Quantum dot Cellular Automata a review on the new paradigm in computation," in 2016 2nd International Conference on Advances in *Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB)*, 2016, pp. 738-742.
- [2] P. Rosin, A. Adamatzky, X. Sun, and SpringerLink. (2014). Cellular Automata in Image Processing and Geometry. Available: https://doi.org/10.1007/978-3-319-06431-4
- [3] F. Lombardi and J. Huang, *Design and Test of Digital Circuits by Quantum-Dot Cellular Automata*. Artech House, Inc., 2007, p. 382.
- [4] E. E. Swartzlander, H. Cho, I. Kong, and S. Kim, "Computer arithmetic implemented with QCA: A progress report," in *2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers*, 2010, pp. 1392-1398.
- [5] J. Iqbal Reshi and M. T. Banday, *Efficient Design of Reversible Code Converters* Using Quantum Dot Cellular Automata. 2016, pp. 02042-1.
- [6] M. A. Dehkordi, A. S. Shamsabadi, B. S. Ghahfarokhi, and A. Vafaei, "Novel RAM cell designs based on inherent capabilities of quantum-dot cellular automata," *Microelectronics Journal*, vol. 42, no. 5, pp. 701-708, 2011.
- [7] S. Hashemi and K. Navi, "New robust QCA D flip flop and memory structures," *Microelectronics Journal*, vol. 43, no. 12, pp. 929-940, 2012.
- [8] S. Angizi, S. Sarmadi, S. Sayedsalehi, and K. Navi, "Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata," *Microelectronics Journal*, vol. 46, no. 1, pp. 43-51, 2015.
- [9] S. R. Heikalabad, A. H. Navin, and M. Hosseinzadeh, "Content addressable memory cell in quantum-dot cellular automata," *Microelectronic Engineering*, vol. 163, pp. 140-150, 2016.
- [10] M. Bagherian Khosroshahy, M. Hossein Moaiyeri, and K. Navi, *Design and* evaluation of a 5-input majority gate-based content-addressable memory cell in quantum-dot cellular automata. 2017, pp. 1-6.
- [11] A. Shamsabadi, B. Ghahfarokhi, K. Zamanifar, and N. Movahhedinia, *Applying inherent capabilities of quantum-dot cellular automata to design: D flip-flop case study.* 2009, pp. 180-187.
- [12] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, "QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata," *IEEE Transactions on Nanotechnology*, vol. 3, no. 1, pp. 26-31, 2004.
- [13] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," *Nanotechnology*, vol. 4, no. 1, p. 49, 1993.
- [14] S. Angizi, E. Alkaldy, N. Bagherzadeh, and K. Navi, "Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata," *Journal of Low Power Electronics*, vol. 10, no. 2, pp. 259-271, 2014.
- [15] M. Mohammadi, S. Gorgin, and M. Mohammadi, "Design of non-restoring divider in quantum-dot cellular automata technology," *IET Circuits, Devices & Systems*, vol. 11, no. 2, pp. 135-141, 2017.
- [16] C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," *Proceedings of the IEEE*, vol. 85, no. 4, pp. 541-557, 1997.

- [17] C. H. Bennett, "Logical Reversibility of Computation," *IBM Journal of Research and Development*, vol. 17, no. 6, pp. 525-532, 1973.
- [18] S. Bhanja, M. Ottavi, F. Lombardi, and S. Pontarelli, "QCA Circuits for Robust Coplanar Crossing," *Journal of Electronic Testing*, vol. 23, no. 2, pp. 193-210, 2007/06/01 2007.
- [19] S. Bhanja, M. Ottavi, F. Lombardi, and S. Pontarelli, "Novel designs for thermally robust coplanar crossing in QCA," in *Proceedings of the Design Automation & Test in Europe Conference*, 2006, vol. 1, p. 6 pp.
- [20] C. R. Graunke, D. I. Wheeler, D. Tougaw, and J. D. Will, "Implementation of a crossbar network using quantum-dot cellular automata," *IEEE Transactions on Nanotechnology*, vol. 4, no. 4, pp. 435-440, 2005.
- [21] A. Chaudhary, D. Z. Chen, H. Xiaobo Sharon, K. Whitton, M. Niemier, and R. Ravichandran, "Eliminating wire crossings for molecular quantum-dot cellular automata implementation," in *ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design*, 2005., 2005, pp. 565-571.
- [22] M. Niemier, A. Rodrigues, and P. Kogge, "A potentially implementable fpga for quantum dot cellular automata," *1st workshop on NOn Silicon Computation*, pp. 38-45, 2002.
- [23] S.-H. Shin, J.-C. Jeon, and K.-Y. Yoo, "Design of Wire-Crossing Technique Based on Difference of Cell State in Quantum-Dot Cellular Automata," *International Journal of Control and Automation*, vol. 7, no. 3, pp. 153-164, 2014.
- [24] Y. Zhang, G. Xie, and J. Han, "A robust wire crossing design for thermostability and fault tolerance in quantum–dot cellular automata," *Microprocessors and Microsystems*, vol. 74, p. 103033, 2020/04/01/ 2020.
- [25] V. K. Mishra and H. Thapliyal, "Heuristic Based Majority/Minority Logic Synthesis for Emerging Technologies," presented at the 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), 2017.
- [26] W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, "A First Step Toward Cost Functions for Quantum-Dot Cellular Automata Designs," *IEEE Transactions on Nanotechnology*, vol. 13, no. 3, pp. 476-487, 2014.
- [27] M. B. Khosroshahy, M. H. Moaiyeri, K. Navi, and N. Bagherzadeh, "An energy and cost efficient majority-based RAM cell in quantum-dot cellular automata," *Results in Physics*, vol. 7, pp. 3543-3551, 2017.
- [28] A. Majeed and E. Alkaldy, "A new approach to bypass wire crossing problem in QCA nano technology," *Circuit World*, vol. ahead-of-print, no. ahead-of-print, 2021.
- [29] G. Toth, "Correlation And Coherence in Quantum -dot Cellular Automata. Ph.D Dissertation," in USA, 2000, vol. Notre Dame Univ.
- [30] P. D. Tougaw and C. S. Lent, "Dynamic behavior of quantum cellular automata," *J of applied physics*, vol. 80, pp. 4722-4736, 1996.
- [31] M. T. Niemier and P. M. Kogge, "Designing Digital Systems in Quantum Cellular Automata," Notre Dame, 2004.
- [32] M. T. Niemier, M. J. Kontz, and P. M. Kogge, "A design of and design tools for a novel quantum dot based microprocessor," in *Proceedings 37th Design Automation Conference*, 2000, pp. 227-232.
- [33] R. Tang, F. Zhang, and Y.-B. Kim, "Design metal-dot based QCA circuits using SPICE model," *Microelectronics Journal*, vol. 37, no. 8, pp. 821-827, 2006.
- [34] J. Timler and C. S. Lent, "Power gain and dissipation in quantum-dot cellular automata," *Journal of Applied Physics*, vol. 91, no. 2, pp. 823-831, 2002.
- [35] E. N. Ganesh, "Power Analysis of Quantum Cellular Automata Circuits," *Procedia Materials Science*, vol. 10, pp. 381-394, 2015.
- [36] M. Abdullah-Al-Shafi *et al.*, "Designing single layer counter in quantum-dot cellular automata with energy dissipation analysis," *Ain Shams Engineering Journal*, 2017.

- [37] A. N. Bahar, S. Waheed, N. Hossain, and M. Asaduzzaman, "A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis," *Alexandria Engineering Journal*, 2017.
- [38] M. Naji Asfestani and S. Rasouli Heikalabad, "A unique structure for the multiplexer in quantum-dot cellular automata to create a revolution in design of nanostructures," *Physica B: Condensed Matter*, vol. 512, pp. 91-99, 2017.
- [39] M. Naji Asfestani and S. Rasouli Heikalabad, "A novel multiplexer-based structure for random access memory cell in quantum-dot cellular automata," *Physica B: Condensed Matter*, vol. 521, pp. 162-167, 2017.
- [40] S. R. Kassa, R. K. Nagaria, and R. Karthik, "Energy efficient neoteric design of a 3input Majority Gate with its implementation and physical proof in Quantum dot Cellular Automata," *Nano Communication Networks*, vol. 15, pp. 28-40, 2018.
- [41] A. Sadoghifar and S. R. Heikalabad, "A Content-Addressable Memory structure using quantum cells in nanotechnology with energy dissipation analysis," *Physica B: Condensed Matter*, vol. 537, pp. 202-206, 2018.
- [42] R. Sherizadeh and N. J. Navimipour, "Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving," *Optik*, vol. 158, pp. 477-489, 2018.
- [43] S. Sheikhfaal, S. Angizi, S. Sarmadi, M. Hossein Moaiyeri, and S. Sayedsalehi, "Designing efficient QCA logical circuits with power dissipation analysis," *Microelectronics Journal*, vol. 46, no. 6, pp. 462-471, 2015.
- [44] T. Purkayastha, T. Chattopadhyay, D. De, and A. Mahata, "Realization of Data Flow in QCA Tile Structure Circuit by Potential Energy Calculation," *Procedia Materials Science*, vol. 10, pp. 353-360, 2015.
- [45] I. Hänninen, "Computer Arithmetic on Quantum-Dot Cellular Automata Nanoechnology," Ph.D thesis. Tampere University of Technology, 2009.
- [46] S. Anwar, M. Y. A. Raja, S. Qazi, and M. Ilyas, *Nanotechnology for Telecommunications*. CRC Press, Inc., 2010, p. 453.
- [47] G. H. Bernstein, "Quantum-dot cellular automata by electric and magnetic field coupling," in *Proceedings of the IEEE 2003 Custom Integrated Circuits Conference*, 2003., 2003, pp. 223-229.
- [48] K. K. Yadavalli, A. O. Orlov, J. P. Timler, C. S. Lent, and G. L. Snider, "Fanout gate in quantum-dot cellular automata," *Nanotechnology*, vol. 18, no. 37, p. 375401, 2007.
- [49] M. Lieberman *et al.*, "Quantum-Dot Cellular Automata at a Molecular Scale," *Annals of the New York Academy of Sciences*, vol. 960, pp. 225-239, 04/01 2002.
- [50] G. Bernstein, I. Amlani, A. Orlov, C. Lent, and G. Snider, "Observation of switching in a quantum-dot cellular automata cell," *Nanotechnology*, vol. 10, pp. 166-173, 06/01 1999.
- [51] T. N. Sasamal, A. K. Singh, and A. Mohan, "QCA Background," in *Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective*, T. N. Sasamal, A. K. Singh, and A. Mohan, Eds. Singapore: Springer Singapore, 2020, pp. 9-31.
- [52] R. P. Cowburn and M. E. Welland, "Room Temperature Magnetic Quantum Cellular Automata," *Science*, vol. 287, no. 5457, pp. 1466-1468, 2000.
- [53] M. B. Haider, J. L. Pitters, G. A. DiLabio, L. Livadaru, J. Y. Mutus, and R. A. Wolkow, "Controlled Coupling and Occupation of Silicon Atomic Quantum Dots at Room Temperature," *Physical Review Letters*, vol. 102, no. 4, p. 046805, 01/27/2009.
- [54] T. J. Dysart and P. M. Kogge, "Probabilistic Analysis of a Molecular Quantum-Dot Cellular Automata Adder," in 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007, pp. 478-486.
- [55] A. Gin, D. Tougaw, and S. Williams, "An alternative geometry for quantum-dot cellular automata," *Journal of Applied Physics*, vol. 85, pp. 8281-8286, 06/15 1999.

- [56] K. Walus and G. A. Jullien, "Design Tools for an Emerging SoC Technology: Quantum-Dot Cellular Automata," *Proceedings of the IEEE*, vol. 94, no. 6, pp. 1225-1244, 2006.
- [57] A. Trindade, R. Ferreira, J. A. M. Nacif, D. Sales, and O. P. V. Neto, "A Placement and routing algorithm for Quantum-dot Cellular Automata," in 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI), 2016, pp. 1-6.
- [58] J. E. Morris, K. Iniewski, and I. I. C. o. Nanotechnology. (2013). *Nanoelectronic device applications handbook*. Available: http://www.crcnetbase.com/isbn/9781466565234
- [59] F. Karim and K. Walus, "Characterization of the Displacement Tolerance of QCA Interconnects," in 2008 IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, 2008, pp. 49-52.
- [60] G. Schulhof, K. Walus, and G. A. Jullien, "Simulation of random cell displacements in QCA," *J. Emerg. Technol. Comput. Syst.*, vol. 3, no. 1, p. 2, 2007.
- [61] D. Milosavljevic and S. D. Cotofana, "A Method to Analyze the Fault Tolerance of Molecular Quantum-Dot Cellular Automata Systems," in 2006 International Semiconductor Conference, 2006, vol. 2, pp. 399-402.
- [62] A. Fijany and B. N. Toomarian, "New Design for Quantum Dots Cellular Automata to obtain Fault Tolerant Logic Gates," *Journal of Nanoparticle Research*, vol. 3, no. 1, pp. 27-37, 2001/02/01 2001.
- [63] B. Sen, Y. Sahu, R. Mukherjee, R. K. Nath, and B. K. Sikdar, "On the reliability of majority logic structure in quantum-dot cellular automata," *Microelectronics Journal*, vol. 47, pp. 7-18, 2016.
- [64] H. Hosseinzadeh and S. R. Heikalabad, "A novel fault tolerant majority gate in quantum-dot cellular automata to create a revolution in design of fault tolerant nanostructures, with physical verification," *Microelectronic Engineering*, vol. 192, pp. 52-60, 2018.
- [65] T. Wei, K. Wu, R. Karri, and A. Orailoglu, "Fault tolerant quantum cellular array (QCA) design using triple modular redundancy with shifted operands," in *Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.*, 2005, vol. 2, pp. 1192-1195 Vol. 2.
- [66] J. Huang, M. Momenzadeh, and F. Lombardi, "On the Tolerance to Manufacturing Defects in Molecular QCA Tiles for Processing-by-wire," *Journal of Electronic Testing*, vol. 23, no. 2, pp. 163-174, 2007/06/01 2007.
- [67] H. Jing, M. Momenzadeh, and F. Lombardi, "Defect Tolerance of QCA Tiles," in *Proceedings of the Design Automation & Test in Europe Conference*, 2006, vol. 1, pp. 1-6.
- [68] S. Bhanja and S. Sarkar, "Switching Error Modes of QCA Circuits," in 2006 Sixth *IEEE Conference on Nanotechnology*, 2006, vol. 1, pp. 383-386.
- [69] M. Khatun, T. Barclay, I. Sturzu, and P. D. Tougaw, "Fault tolerance properties in quantum-dot cellular automata devices," *Journal of Physics D: Applied Physics*, vol. 39, no. 8, p. 1489, 2006.
- [70] M. Momenzadeh, H. Jing, M. B. Tahoori, and F. Lombardi, "On the evaluation of scaling of QCA devices in the presence of defects at manufacturing," *IEEE Transactions on Nanotechnology*, vol. 4, no. 6, pp. 740-743, 2005.
- [71] B. Sen, M. Goswami, S. Mazumdar, and B. K. Sikdar, "Towards modular design of reliable quantum-dot cellular automata logic circuit using multiplexers," *Computers & Electrical Engineering*, vol. 45, pp. 42-54, 2015.
- [72] H. Rashidi, A. Rezai, and S. Soltany, "High-performance multiplexer architecture for quantum-dot cellular automata," *Journal of Computational Electronics*, vol. 15, no. 3, pp. 968-981, 2016/09/01 2016.
- [73] G. M. Shanthala, Riazini, and P. Karthik, "Design and implementation of scan flipflop for processor using QCA technology," *International Journal of Control and Automation*, vol. 10, pp. 41-52, 01/01 2017.

- [74] T. N. D, S. H, and B. S. P, "Design of QCA Based Three-Stage Pseudo Random Number Generator," in 2020 International Conference on Advances in Computing, Communication & Materials (ICACCM), 2020, pp. 233-238.
- [75] T. N. Sasamal, A. K. Singh, and U. Ghanekar, "Design and Implementation of QCA D-Flip-Flops and RAM Cell Using Majority Gates," *Journal of Circuits, Systems and Computers*, vol. 28, no. 05, p. 1950079, 2019/05/01 2018.
- [76] T. N. Sasamal, A. K. Singh, and U. Ghanekar, "Design of QCA-Based D Flip Flop and Memory Cell Using Rotated Majority Gate," in *Smart Innovations in Communication and Computational Sciences*, Singapore, 2019, pp. 233-247: Springer Singapore.
- [77] S. Azimi, S. Angizi, and M. Moaiyeri, "Efficient and Robust SRAM Cell Design Based on Quantum-Dot Cellular Automata," *ECS Journal of Solid State Science and Technology*, vol. 7, pp. Q38-Q45, 01/01 2018.
- [78] Z. Song, G. Xie, X. Cheng, L. Wang, and Y. Zhang, "An Ultra-Low Cost Multilayer RAM in Quantum-Dot Cellular Automata," *IEEE Transactions on Circuits and Systems II: Express Briefs*, pp. 1-1, 2020.
- [79] J.-C. Jeon, "Designing nanotechnology QCA–multiplexer using majority functionbased NAND for quantum computing," *The Journal of Supercomputing*, 2020/05/22 2020.
- [80] E. Alkaldy, A. H. Majeed, M. S. bin Zainal, and D. Bin Md Nor, "Optimum multiplexer design in quantum-dot cellular automata," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 17, no. 1, pp. 148-155, 2020.
- [81] A. Almatrood, A. K. George, and H. Singh, "Low-Power Multiplexer Structures Targeting Efficient QCA Nanotechnology Circuit Designs," *Electronics*, vol. 10, no. 16, 2021.
- [82] V. Vankamamidi, M. Ottavi, and F. Lombardi, "A line-based parallel memory for QCA implementation," *IEEE Transactions on Nanotechnology*, vol. 4, no. 6, pp. 690-698, 2005.
- [83] B. Taskin and B. Hong, "Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 16, no. 12, pp. 1648-1656, 2008.
- [84] D. Berzon and T. J. Fountain, "A memory design in QCAs using the SQUARES formalism," in *Proceedings Ninth Great Lakes Symposium on VLSI*, 1999, pp. 166-169.
- [85] A. Vetteth, K. Walus, and V. S. Dimitrov, "Quantum-dot Cellular Automata of Flip Flops," in *ATIPS Labrotary 2500 University Drive*, Canada, 2003.
- [86] A. Mubarakali, J. Ramakrishnan, D. Mavaluru, A. Elsir, O. Elsier, and K. Wakil, "A new efficient design for random access memory based on quantum dot cellular automata nanotechnology," *Nano Communication Networks*, vol. 21, p. 100252, 2019/09/01/ 2019.
- [87] S. R. Fam and N. J. Navimipour, "Design of a loop-based random access memory based on the nanoscale quantum dot cellular automata," *Photonic Network Communications*, vol. 37, no. 1, pp. 120-130, 2019/02/01 2019.
- [88] R. Singh and D. K. Sharma, "Design of efficient multilayer RAM cell in QCA framework," *Circuit World*, vol. 47, no. 1, pp. 31-41, 2020.
- [89] A. Sadhu, K. Das, D. De, and M. R. Kanjilal, "Area-Delay-Energy aware SRAM memory cell and M×N parallel read/write memory array design for quantum dot cellular automata," *Microprocessors and Microsystems*, vol. 72, p. 102944, 2020/02/01/ 2020.
- [90] B. S. Premananda and T. N. Dhanush, "Design and Analysis of QCA based Area Efficient 4×8 SRAM Array," in 2020 International Conference on Advances in Computing, Communication & Materials (ICACCM), 2020, pp. 283-288.

- [91] S.-S. Ahmadpour, M. Mosleh, and S. Rasouli Heikalabad, "Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis," *The Journal of Supercomputing*, 2021/06/15 2021.
- [92] S. F. Naz, S. Ahmed, S.-B. Ko, A. P. Shah, and S. Sharma, "QCA based cost efficient coplanar 1 × 4 RAM design with set/reset ability," *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields,* https://doi.org/10.1002/jnm.2946 vol. n/a, no. n/a, p. e2946, 2021/08/23 2021.
- [93] C.-S. Park and J.-C. Jeon, "Design of QCA Content-Addressable Memory Cell for Quantum Computer Environment," *The Journal of the Convergence on Culture Technology*, vol. 6, no. 2, pp. 521-527, 2020.
- [94] M. Bagherian Khosroshahy, M. Moaiyeri, and K. Navi, *Design and evaluation of a 5-input majority gate-based content-addressable memory cell in quantum-dot cellular automata*. 19th International Symposium on Computer Architecture and Digital Systems, 2017, pp. 1-6.
- [95] M. Ali Hussien, Z. Mohd Shamian, A. Esam, and N. Danial Md, "A Content-Addressable Memory Structure using Novel Majority Gate with 5-input in Quantumdot Cellular Automata," *International Journal of Integrated Engineering*, vol. 12, no. 4, 04/30 2020.
- [96] P. Z. Ahmad, F. Ahmad, and H. A. Khan, "A new F-shaped XOR gate and its implementations as novel adder circuits based Quantum-dot cellular Automata (QCA)," *IOSR Journal of Computer Engineering (IOSR-JCE)*, vol. 16, no. 3, p. 2014, 2014.
- [97] M. R. Beigh, M. Mustafa, and F. Ahmad, "Performance Evaluation of Efficient XOR Structures in Quantum-Dot Cellular Automata (QCA)," *Circuits and Systems*, vol. 04, no. 02, pp. 147-156, 2013.
- [98] D. Ajitha, K. V. Ramanaiah, and V. Sumalatha, "An Efficient Design of XOR Gate And Its Applications Using QCA," *i-manager's Journal on Electronics Engineering*, vol. 5, no. 3, pp. 22-29, 2015.
- [99] G. Singh, R. K. Sarin, and B. Raj, "A novel robust exclusive-OR function implementation in QCA nanotechnology with energy dissipation analysis," *Journal of Computational Electronics*, vol. 15, no. 2, pp. 455-465, 2016/06/01 2016.
- [100] M. Poorhosseini and A. R. Hejazi, "A Fault-Tolerant and Efficient XOR Structure for Modular Design of Complex QCA Circuits," *Journal of Circuits, Systems and Computers*, vol. 27, no. 07, p. 1850115, 2018.
- [101] A. M. Chabi, S. Sayedsalehi, S. Angizi, and K. Navi, "Efficient QCA Exclusive-or and Multiplexer Circuits Based on a Nanoelectronic-Compatible Designing Approach," *Int Sch Res Notices*, vol. 2014, p. 463967, 2014.
- [102] F. Ahmad, "An optimal design of QCA based 2 n :1/1:2 n multiplexer/demultiplexer and its efficient digital logic realization," *Microprocessors and Microsystems*, vol. 56, pp. 64-75, 2018.
- [103] S. Hashemi, M. R. Azghadi, and A. Zakerolhosseini, "A novel QCA multiplexer design," in 2008 International Symposium on Telecommunications, 2008, pp. 692-696.
- [104] B. Sen, M. Dutta, M. Goswami, and B. K. Sikdar, "Modular Design of testable reversible ALU by QCA multiplexer with increase in programmability," *Microelectronics Journal*, vol. 45, no. 11, pp. 1522-1532, 2014/11/01/ 2014.
- [105] M. Goswami, B. Kumar, H. Tibrewal, and S. Mazumdar, "Efficient realization of digital logic circuit using QCA multiplexer," in 2014 2nd International Conference on Business and Information Management (ICBIM), 2014, pp. 165-170.
- [106] B. Sen, A. Nag, A. De, and B. K. Sikdar, "Multilayer design of QCA multiplexer," in 2013 Annual IEEE India Conference (INDICON), 2013, pp. 1-6.
- [107] S. Srivastava, A. Asthana, S. Bhanja, and S. Sarkar, "QCAPro An error-power estimation tool for QCA circuit design," in 2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011, pp. 2377-2380.

- [108] S. Srivastava, S. Sarkar, and S. Bhanja, "Estimation of Upper Bound of Power Dissipation in QCA Circuits," *Nanotechnology, IEEE Transactions on*, vol. 8, pp. 116-127, 02/01 2009.
- [109] P. P. Chougule, B. Sen, and T. D. Dongale, "Realization of processing In-memory computing architecture using Quantum Dot Cellular Automata," *Microprocessors and Microsystems*, vol. 52, pp. 49-58, 2017.

111

### **APPENDIX** A

### LIST OF PUBLICATIONS

### **Papers Extracted from Thesis**

[1] M. Ali Hussien, Z. Mohd Shamian, and A. Esam, "Quantum-dot Cellular Automata: Review Paper," International Journal of Integrated Engineering, vol. 11, 12/30 2019.

[2] Majeed, A.H., Alkaldy, E., Zainal, M.S., Navi, K. and Nor, D. (2020), "Optimal design of RAM

cell using novel 2:1 multiplexer in QCA technology", Circuit World, Vol. 46 No. 2, pp. 147-158

[3] M. Ali Hussien, Z. Mohd Shamian, A. Esam, and N. Danial Md, "A Content-Addressable Memory Structure using Novel Majority Gate with 5-input in Quantum-dot Cellular Automata," International Journal of Integrated Engineering, vol. 12, 04/30 2020.

[4] A. H. Majeed, A. Abdulelah, M. S. Zainal, and E. Alkaldy, "Design of Power-Efficient Structures of the CAM Cell using a New Approach in QCA Nanoelectronics Technology," Indonesian Journal of Electrical Engineering and Informatics (IJEEI), vol. 9, 2021.

### **Other Papers**

[1] Ali H. Majeed, E. AlKaldy, MSB Zainal, and Danial BMD Nor, "A new 5-input Majority Gate Without Adjacent Inputs Crosstalk Effect in QCA Technology," Indonesian Journal of Electrical Engineering and Computer Science, vol. 14, pp. 1159-1164, 2019

[2] A. H. Majeed, B. Salih, M. S. bin Zainal, and D. Bin Md Nor, "Power Efficient Optimal Structure CAM-Cell in QCA Technology," Indian Journal of Science and Technology, vol. 12, 2019.

[3] A. H. Majeed, E. Alkaldy, M. S. bin Zainal, and D. Bin Md Nor, "Synchronous Counter Design Using Novel Level Sensitive T-FF in QCA Technology," Journal of Low Power Electronics and Applications, vol. 9, 2019.

[4] E. Alkaldy, A. H. Majeed, M. S. bin Zainal, and D. Bin Md Nor, "Optimum multiplexer design in quantum-dot cellular automata," Indonesian Journal of Electrical Engineering and Computer Science, vol. 17, pp. 148-155, 2020.

[5] A. H. Majeed, M. S. B. Zainal, E. Alkaldy, and D. M. Nor, "Full Adder Circuit Design with Novel Lower Complexity XOR Gate in QCA Technology," Transactions on Electrical and Electronic Materials, 2020/01/07 2020.

[6] A. H. Majeed, M. S. Zainal, E. Alkaldy, and D. M. Nor, "Single-bit Comparator in Quantum-dot Cellular Automata (QCA) Technology Using Novel QCA-XNOR Gates," Journal of Electronic Science and Technology, p. 100078, 2020/12/01/ 2020.

[7] A. H. Majeed, E. Alkaldy, M. S. Zainal, and D. Nor, "Novel Memory Structures in QCA Nano Technology," Iraqi Journal for Electrical and Electronic Engineering, vol. 3, pp. 119-124, 2020.

