UTHM Institutional Repository

The fastest Chinese abacus adder

Chua , King Lee (2008) The fastest Chinese abacus adder. In: ACST '08: Proceedings of the Fourth IASTED International Conference on Advances in Computer Science and Technology.

Full text not available from this repository.


This paper describes the fastest abacus adder with modified parallel addition module. The Chinese abacus adder was previously presented using shift-up module and parallel addition module that compose thermometric conversion. In this paper, we present improvement in the parallel addition adder by combining both existing modules without thermometric conversion. The result shows that the speed of 8-bit modified abacus adder architecture is 17% faster than existing parallel addition adder. We compare the adder in terms of delay by using Altera Quartus II tool. Altera Cyclone II device is applied for synthesis and simulation of the adder.

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: Chinese abacus adder; adder; multiplier
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Electrical and Electronic Engineering > Department of Computer Engineering
Depositing User: Normajihan Abd. Rahman
Date Deposited: 16 Apr 2013 03:18
Last Modified: 16 Apr 2013 03:18
URI: http://eprints.uthm.edu.my/id/eprint/3584
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item