UTHM Institutional Repository

BinDCT design and implementation on FPGA with low power architecture

Jabbar, Mohamad Hairol (2008) BinDCT design and implementation on FPGA with low power architecture. Masters thesis, Liverpool John Moores University.

[img]
Preview
PDF
24_Pages_from_BinDCT_DESIGN_AND_IMPLEMENTATION_ON_FPGA_WITH_LOW_POWER_ARCHITECTURE.pdf

Download (2MB)
[img] PDF
ALARM_DESIGN_FOR_SCADA_SYSTEM_OF_ASSEMBLY_CELL_-_200_TRAINER_full.pdf

Download (13MB)

Abstract

Image compression is widely used in today's consumer applications such as digital camcorders, digital cameras, videophones and high-definition television (HDTV). As Discrete Cosine Transform (DCT) is dominant in many international standards for image/video and audio compression, the introduction of multiplierless algorithm for fast DCT computation known as BinDCT (Binary DCT) is very well suited for VLSI implementation. Its performances in term of Peak Signal-to-Noise (PSNR), compression ratio and coding gain is proved to be best approximation to the DCT algorithm. In this work, the design and implementation of 8 x 8 block 2-D forward BinDCT algorithm on a Field Programmable Gate Array (FPGA) is presented. As this algorithm uses simple arithmetic operations (shift and add) rather than floating-point multiplications, low power hardware implementation is very promising. The aim for low power implementation was achieved at architectural level by employing 4 stages pipeline architecture with parallel processing in each stage. However, due to the tradeoff between hardware area and speed, this design is focusing on optimising hardware area in each stage such that it can fit the target FPGA device. The 8 x 8 block two-dimensional (2-D) forward BinDCT implementation can be run at 68.58 MHz with the power consumption of 144.10 mW. This implementation achieved 12.45% less power compare with the implementation of BinDCT presented previously if the design runs at the same speed. Furthermore, results have shown that this implementation achieved good accuracy compare with software implementation as the maximum error of the output from 2-D computation is 1.26 %.Several works can be done for further power optimisation such as data gating and latency balancing at each stage (which can improves the throughput as well). Besides,the implementation of 8 x 8 block 2-D inverse BinDCT should be carried out such that its accuracy over floating-point DCT in terms of hardware implementation can be analyzed.

Item Type: Thesis (Masters)
Uncontrolled Keywords: image processing, digital techniques, computer algorithms,image analysis
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Depositing User: Ms Aryanti Ahmad
Date Deposited: 22 Feb 2011 00:23
Last Modified: 05 Aug 2019 00:45
URI: http://eprints.uthm.edu.my/id/eprint/641
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year