UTHM Institutional Repository

Analysis of FPGA design methods using AN 8 Bit ALU

Mohd Zin, Rosnah (2005) Analysis of FPGA design methods using AN 8 Bit ALU. Masters thesis, Kolej Universiti Teknologi Tun Hussein Onn.

[img] Text
24_Pages_from_ANALYSIS_OF_FPGA_DESIGN_METHOD_USING_AN_8_BIT_ALU.pdf

Download (1MB)
[img] Text (Full Text)
ANALYSIS OF FPGA DESIGN METHOD USING AN 8 BIT ALU full.pdf
Restricted to Registered users only

Download (4MB) | Request a copy

Abstract

Field Programmable Logic Arrays (FPGAs) have been growing at a rapid rate in the past few years. FPGA is a type of logic chip that can be programmed which supports thousand of gates and provide flexibility and low cost which is suitable for implementing a prototype system. The existence of CAD software to support FPGAs has grown in sophistication and it makes most user designs are now complete system and go to production as an FPGA. This thesis will discuss on FPGA design style using an 8-bit ALU as design hardware. Generally, the methods that used to implement the 8-bit ALU are using schematic based entry and VHDL based entry. Implementation of 8-bit ALU using VHDL includes a behavioral and structural description. The top level of design is using a schematic based entry. Finally this thesis will discuss the methods that are used in designing the 8-bit A L U in term of the flexibility, area consumption and timing analysis. The analysis will give the user more understanding in designing digital system using FPGA design style and give them a choice which depends on the design requirements.

Item Type: Thesis (Masters)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Depositing User: Nurul Elmy Mohd. Yusof
Date Deposited: 14 Apr 2011 00:29
Last Modified: 14 Jan 2020 01:55
URI: http://eprints.uthm.edu.my/id/eprint/869
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year