UTHM Institutional Repository

A novel hybrid full adder using 13 transistors

Lee, Shing Jie and Ruslan, Siti Hawa (2016) A novel hybrid full adder using 13 transistors. International Journal of Integrated Engineering, 8 (1). pp. 45-49. ISSN 2229838X

Full text not available from this repository.


Full adder is a basic and vital building block for various arithmetic circuits such as multipliers. In this paper, a hybrid 1-bit full adder using complementary metal-oxide semiconductor (CMOS) logic style had been designed. This hybrid adder divided into three modules. Module I is a three transistors XOR gate. Module II is a novel sum circuit which successfully modified with the usage of lesser number of transistors used. Module III is a carry circuit which uses the carry output of module I and several other input to generate carry output. Performance parameters such as power and delay were compared to some of the existing designs. With a 1.8V voltage supply, the average power consumption of proposed hybrid adder was found extremely low which is 2.09 μW and a very low delay of 350 ps. Design in both speed and energy consumption becomes even more significant as the word length of the adder increases. The full adder design is simulated using Tanner EDA version 16 using General Process Design Kit (GPDK) 250nm technology CMOS processes.

Item Type: Article
Uncontrolled Keywords: Adder; hybrid design; sum circuit; low power
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Electrical and Electronic Engineering > Department of Electronic Engineering
Depositing User: Mr. Mohammad Shaifulrip Ithnin
Date Deposited: 13 Aug 2018 03:25
Last Modified: 13 Aug 2018 03:25
URI: http://eprints.uthm.edu.my/id/eprint/8739
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item