New d-piso architecture for dynamic symbol size digital baseband modulation implementation in FPGA

Ilyas, Mohammad Arif (2020) New d-piso architecture for dynamic symbol size digital baseband modulation implementation in FPGA. Doctoral thesis, Universiti Tun Hussein Onn Malaysia.

Preview	Text 24p MOHAMMAD ARIF ILYAS.pdf Download (6MB) | Preview
	Text (Copyright Declaration) MOHAMMAD ARIF ILYAS COPYRIGHT DECLARATION.pdf Restricted to Repository staff only Download (6MB) | Request a copy
	Text (Full Text) MOHAMMAD ARIF ILYAS WATERMARK.pdf Restricted to Registered users only Download (7MB) | Request a copy

Abstract

Dynamic symbol size modulation is a type modulation which could provide a fast transmission speed by removing the redundant symbol as compare to fixed symbol size modulation. The dynamic nature of the symbol created an additional problem in hardware design as the size of symbol needed to be defined clearly and it cannot be change and altered once the design has been generated. Thus, to address the issue, this research investigated the best implementation method and performance study of fixed and dynamic symbol size digital baseband modulation for optical communication system in FPGA hardware design. KCU105 FPGA development board and Vivado software were chosen as the main platform to implement the design. A new architecture to implement dynamic symbol size baseband modulation in FPGA is presented in this thesis. Clock control (CC) is used as the research’s based design to create two new architectures which use multiple parallel in serial out (M-PISO) and dynamic parallel in serial out (D-PISO). Next, by using D-PISO architecture, dynamic symbol size modulation namely 8-reverse dual header pulse interval modulation (8-RDHPIM), 8-digital pulse interval modulation (8-DPIM) and fixed symbol size modulation 8-pulse position modulation (8-PPM) were fully implemented in the FPGA which has a transmitter and receiver module. An experimental comparative study was then carried out for each modulation technique. The main parameters investigated were data timing analysis, hardware utilization, power utilization as well as bit error rate performance. From the results, it can be concluded that for power limited system, 8-PPM could be selected as it can maintain a small number of symbol error rate (SER) even during low power transmission which is around -6 dBm. On the other hand, the 8-DPIM and 8-RDHPIM that achieved the transmission speed of 33.3 Mbps and 27.27 Mbps are suitable for systems that require high data speed and minimal clock synchronization.

Item Type:	Thesis (Doctoral)
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:	Faculty of Electrical and Electronic Engineering > Department of Electrical Engineering
Depositing User:	Mrs. Sabarina Che Mat
Date Deposited:	06 Jun 2021 08:32
Last Modified:	06 Jun 2021 08:32
URI:	http://eprints.uthm.edu.my/id/eprint/25

Actions (login required)

View Item