Simulation, fabrication and characterization of NMOS transistor

Rifai, Damhuji (2006) Simulation, fabrication and characterization of NMOS transistor. Masters thesis, Universiti Tun Hussein Malaysia.

[img]
Preview
Text
24p DAMHUJI RIFAI.pdf

Download (47MB) | Preview
[img] Text (Copyright Declaration)
DAMHUJI RIFAI COPYRIGHT DECLARATION.pdf
Restricted to Repository staff only

Download (47MB) | Request a copy
[img] Text (Full Text)
DAMHUJI RIFAI WATERMARK.pdf
Restricted to Registered users only

Download (50MB) | Request a copy

Abstract

This thesis explains the recipe module development for the first Long Channel NMOS transistor device fabrication process at cleanroom laboratory of KUiTTHO. A recipe for the NMOS transistor fabrication process has been successfully produced. Threshold Voltage and Leakage Current, with different channel length and oxide gate for the Long Channel NMOS transistor too has been investigated. The data from the experiment conducted have shown that the threshold voltage is more influenced by the thickness of the oxide gate as compared with the channel length. The threshold voltage increased in linear form with the increase of the oxide gate thickness; and there is almost no change for different channel length. Leakage Current reduces exponentially with the increase of the oxide gate thickness and the channel length.

Item Type: Thesis (Masters)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800-8360 Electronics
Divisions: Faculty of Electrical and Electronic Engineering > Department of Electrical Engineering
Depositing User: Mrs. Sabarina Che Mat
Date Deposited: 08 Jun 2022 02:08
Last Modified: 08 Jun 2022 02:08
URI: http://eprints.uthm.edu.my/id/eprint/7107

Actions (login required)

View Item View Item