Items where Author is "Lee, Shing Jie"
 | Up a level |
Group by: Item Type | No Grouping
Number of items: 3.
Lee, Shing Jie (2018) Design of low power high speed digital vedic multiplier using 13T hybrid full adder. Masters thesis, Universiti Tun Hussein Onn Malaysia.
Lee, Shing Jie and Ruslan, Siti Hawa (2018) A 2x2 bit multiplier using hybrid 13 t full adder with vedic mathematics method. International Journal of Integrated Engineering, 10 (3). pp. 20-26. ISSN 2229-838X
Lee, Shing Jie and Ruslan, Siti Hawa (2018) A 2x2 bit multiplier using hybrid 13t full adder with vedic mathematics method. International Journal of Integrated Engineering, 10 (3). pp. 20-26. ISSN 2229-838X