Parity based fault detection techniques for S-box/ InvS-box advanced encryption system

Ahmad, Nabihah@Nornabihah (2015) Parity based fault detection techniques for S-box/ InvS-box advanced encryption system. In: International Conference on Electrical and Electronic Engineering 2015 (IC3E 2015), 10-11 August 2015 , Melaka, Malaysia.

[img]PDF
252Kb

Abstract

Concurrent fault detection plays a vital role in hardware implementation in order to prevent losing the original message This paper explores the new low-cost fault detection scheme for the S-box/ InvS-box of AES using a parity prediction technique. The predicted block was divided into seven blocks, to compare between the actual parity output and the predicted parity output results in the error indication flag for the corresponding block. The predicted blocks were developed with formulations compatible with the new S-box/ InvS-box simulated using 130nm CMOS technology, in Mentor Graphic environment. This proposed fault detection has achieved the total error coverage of about 99%. The total area implementation for the fault detection predicted parity block of the S-box/ InvS-box required 49 XORs, six XNORs, nine ANDs, one inverter, two ORs and one NAND gate. The proposed fault detection has the low hardware complexities which lead to a low cost and low power design.

Item Type:Conference or Workshop Item (Paper)
Uncontrolled Keywords:S-box/ InvS-box; AES; fault detection'; parity detection
Subjects:Q Science > QA Mathematics > QA76 Computer software
Divisions:Faculty of Electrical and Electronic Engineering > Department of Electronic Engineering
ID Code:7164
Deposited By:Normajihan Abd. Rahman
Deposited On:28 Oct 2015 12:01
Last Modified:28 Oct 2015 12:01

Repository Staff Only: item control page